參數(shù)資料
型號(hào): ELANSC300-25KC
廠商: ADVANCED MICRO DEVICES INC
元件分類(lèi): 微控制器/微處理器
英文描述: Highly Integrated, Low-Power, 32-Bit Microcontroller
中文描述: 32-BIT, 25 MHz, MICROCONTROLLER, PQFP208
封裝: SHRINK, PLASTIC, QFP-208
文件頁(yè)數(shù): 12/139頁(yè)
文件大?。?/td> 1388K
代理商: ELANSC300-25KC
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)當(dāng)前第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)
12
élanSC300 Microcontroller Data Sheet
P R E L I M I N A R Y
Table 51. Power-Up Sequencing ............................................................................................. 99
Table 52. DRAM Memory Interface, Page Hit and Refresh Cycle ......................................... 102
Table 53. DRAM First Cycle Read Access ............................................................................. 104
Table 54. DRAM Bank/Page Miss Read Cycles .................................................................... 104
Table 55. DRAM First Cycle Write Access ............................................................................. 106
Table 56. DRAM Bank/Page Miss Write Cycles ..................................................................... 106
Table 57. Local Bus Interface ................................................................................................. 108
Table 58. Video RAM/LCD Interface....................................................................................... 110
Table 59. Power Management Control Signals ...................................................................... 110
Table 60. PCMCIA Memory Read Cycle ................................................................................ 112
Table 61. PCMCIA Memory Write Cycle ................................................................................ 114
Table 62. PCMCIA I/O Read Cycle ........................................................................................ 116
Table 63. PCMCIA I/O Write Cycle ........................................................................................ 118
Table 64. BIOS ROM Read/Write 8-Bit Cycle ........................................................................ 120
Table 65. DOS ROM Read/Write 8-Bit Cycle ......................................................................... 122
Table 66. DOS ROM and Fast DOS ROM Read/Write 16-Bit Cycles .................................... 124
Table 67. ISA Memory Read/Write 8-Bit Cycle ...................................................................... 126
Table 68. ISA Memory Read/Write 16-Bit Cycle .................................................................... 128
Table 69. ISA Memory Read/Write 0 Wait State Cycle .......................................................... 130
Table 70. ISA I/O 8-Bit Read/Write Cycle .............................................................................. 132
Table 71. ISA I/O 16-Bit Read/Write Cycle ............................................................................ 134
Table 72. EPP Data Register Write Cycle .............................................................................. 136
Table 73. EPP Data Register Read Cycle .............................................................................. 137
相關(guān)PDF資料
PDF描述
ELANSC300-25KI Highly Integrated, Low-Power, 32-Bit Microcontroller
ELANSC300-25VC Highly Integrated, Low-Power, 32-Bit Microcontroller
ELANSC300-25VI Highly Integrated, Low-Power, 32-Bit Microcontroller
ELANSC300-33VI Highly Integrated, Low-Power, 32-Bit Microcontroller
ELANSC400-100AI Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ELANSC300-25KI 制造商:Advanced Micro Devices 功能描述:32bit MCU, CISC, ROMLESS, Elan Family 制造商:Rochester Electronics LLC 功能描述:- Bulk
ELANSC300-25VC 制造商:AMD 制造商全稱(chēng):Advanced Micro Devices 功能描述:Highly Integrated, Low-Power, 32-Bit Microcontroller
ELANSC300-25VI 制造商:AMD 制造商全稱(chēng):Advanced Micro Devices 功能描述:Highly Integrated, Low-Power, 32-Bit Microcontroller
ELANSC300-33KC 制造商:AMD 制造商全稱(chēng):Advanced Micro Devices 功能描述:Highly Integrated, Low-Power, 32-Bit Microcontroller
ELANSC300-33KI 制造商:AMD 制造商全稱(chēng):Advanced Micro Devices 功能描述:Highly Integrated, Low-Power, 32-Bit Microcontroller