
élanSC400 and élanSC410 Microcontrollers Data Sheet
9
High-Speed PLL .................................................................................................................... 81
Band Gap Block .................................................................................................................... 81
RTC Voltage Monitor ............................................................................................................. 81
Clock Specifications .............................................................................................................. 83
Absolute Maximum Ratings ....................................................................................................... 86
Operating Ranges ...................................................................................................................... 86
DC Characteristics Over Commercial and Industrial Operating Ranges.................................... 86
Capacitance ............................................................................................................................... 87
Typical Power Numbers ............................................................................................................. 88
Power Requirements Under Different Power Management Modes ...................................... 88
Derating Curves ......................................................................................................................... 89
AC Switching Characteristics and Waveforms .......................................................................... 91
Key to Switching Waveforms ................................................................................................ 91
AC Switching Test Waveforms .................................................................................................. 91
AC Switching Characteristics over Commercial and Industrial Operating Ranges ............... 92
Thermal Characteristics ........................................................................................................... 130
Physical Dimensions—BGA 292—Plastic Ball Grid Array ...................................................... 131
LIST OF FIGURES
Figure 1.
Figure 2.
Figure 3.
Figure 4.
Figure 5.
Figure 6.
Figure 7.
Figure 8.
Figure 9.
Figure 10.
Figure 11.
Figure 12.
Figure 13.
Figure 14.
Figure 15.
Figure 16.
Figure 17.
Figure 18.
Figure 19.
Figure 20.
Figure 21.
Figure 22.
Figure 23.
Figure 24.
Figure 25.
Figure 26.
Figure 27.
Figure 28.
Figure 29.
Figure 30.
Figure 31.
Figure 32.
Figure 33.
Figure 34.
Typical Mobile Terminal Design ............................................................................. 21
System Diagram with Trade-offs—élanSC400 Microcontroller ............................. 22
System Design with Trade-offs—élanSC410 Microcontroller ............................... 23
Clock Generation Block Diagram ........................................................................... 76
Clock Source Block Diagram ................................................................................. 78
32-kHz Crystal Circuit ............................................................................................ 79
32-kHz Oscillator Circuit ........................................................................................ 79
Intermediate and Low-Speed PLLs Block Diagram ............................................... 80
Graphics Dot Clock PLL Block Diagram ................................................................ 81
High-Speed PLL Block Diagram ............................................................................ 82
RTC Voltage Monitor Circuit .................................................................................. 82
Timing Diagram for RTC-On Power-Down Sequence ........................................... 83
PLL Enabling Timing Sequence ............................................................................ 85
3.3-V I/O Drive Type A Rise Time ......................................................................... 89
3.3-V I/O Drive Type A Fall Time ........................................................................... 89
3.3-V I/O Drive Type B Rise Time ......................................................................... 89
3.3-V I/O Drive Type B Fall Time ........................................................................... 89
3.3-V I/O Drive Type C Rise Time ......................................................................... 90
3.3-V I/O Drive Type C Fall Time ........................................................................... 90
3.3-V I/O Drive Type D Rise Time ......................................................................... 90
3.3-V I/O Drive Type D Fall Time ........................................................................... 90
3.3-V I/O Drive Type E Rise Time ......................................................................... 90
3.3-V I/O Drive Type E Fall Time ........................................................................... 90
Power-Up Timing Sequence .................................................................................. 92
Fast Mode 8-/16-/32-Bit ROM/Flash Memory Read Cycle .................................... 94
Fast Mode CPU Read of Three Consecutive Bytes from 8-Bit ROM/Flash Memory .. 95
Fast Mode 8-/16-/32-Bit Flash Memory Write Cycles ............................................ 95
Fast Mode 16-Bit Burst ROM Read Cycles ........................................................... 96
Fast Mode CPU Burst Read from 32-Bit Burst Mode ROM/Flash Memory ........... 96
Normal Mode 8-/16-Bit ROM/Flash Memory Read Cycles .................................... 97
Normal Mode 8-/16-Bit Flash Memory Write Cycles .............................................. 97
DRAM Page Hit Read, Interleaved ........................................................................ 99
DRAM Page Hit Write, Interleaved ........................................................................ 99
DRAM Page Miss Read, Interleaved ................................................................... 100