參數(shù)資料
型號: EP20K600CF1020I7ES
元件分類: CPU監(jiān)測
英文描述: RTC Module With CPU Supervisor
中文描述: 時鐘模塊CPU監(jiān)控
文件頁數(shù): 40/114頁
文件大?。?/td> 1623K
代理商: EP20K600CF1020I7ES
Altera Corporation
31
APEX 20K Programmable Logic Device Family Data Sheet
Figure 18. Deep Memory Block Implemented with Multiple ESBs
The ESB implements two forms of dual-port memory: read/write clock
mode and input/output clock mode. The ESB can also be used for
bidirectional, dual-port memory applications in which two ports read or
write simultaneously. To implement this type of dual-port memory, two
or four ESBs are used to support two simultaneous reads or writes. This
functionality is shown in Figure 19.
Figure 19. APEX 20K ESB Implementing Dual-Port RAM
ESB
to System Logic
Address Decoder
Port A
Port B
address_a[]
address_b[]
data_a[]
data_b[]
we_a
we_b
clkena_a
clkena_b
Clock A
Clock B
相關(guān)PDF資料
PDF描述
EP20K600EBI652-2ES RTC Module With CPU Supervisor
EP20K600EBI652-3ES RTC Module With CPU Supervisor
EP20K600EFC1020-1 RTC Module With CPU Supervisor
EP20K600EFC1020-1ES FPGA
EP20K600EFC1020-1X FPGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EP20K600CF1020I8ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC
EP20K600CF1020I9ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC
EP20K600CF33C7 制造商:Rochester Electronics LLC 功能描述: 制造商:Altera Corporation 功能描述:
EP20K600CF33C8 制造商:Rochester Electronics LLC 功能描述: 制造商:Altera Corporation 功能描述:
EP20K600CF33C9 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA