參數(shù)資料
型號(hào): EP20K600CF1020I7ES
元件分類: CPU監(jiān)測(cè)
英文描述: RTC Module With CPU Supervisor
中文描述: 時(shí)鐘模塊CPU監(jiān)控
文件頁數(shù): 92/114頁
文件大?。?/td> 1623K
代理商: EP20K600CF1020I7ES
Altera Corporation
79
APEX 20K Programmable Logic Device Family Data Sheet
Note to tables:
(1)
These timing parameters are sample-tested only.
Table 43. APEX 20KE External Bidirectional Timing Parameters
Symbol
Parameter
Condition
tINSUBIDIR
Setup time for bi-directional pins with global clock at LAB adjacent Input
Register
tINHBIDIR
Hold time for bi-directional pins with global clock at LabB adjacent Input
Register
tOUTCOBIDIR
Clock-to-output delay for bi-directional pins with global clock at IOE output
register
C1 = 35 pF
tXZBIDIR
Synchronous Output Enable Register to output buffer disable delay
C1 = 35 pF
tZXBIDIR
Synchronous Output Enable Register output buffer enable delay
C1 = 35 pF
tINSUBIDIRPLL
Setup time for bi-directional pins with PLL clock at LAB adjacent Input
Register
tINHBIDIRPLL
Hold time for bi-directional pins with PLL clock at LAB adjacent Input
Register
tOUTCOBIDIRPLL
Clock-to-output delay for bi-directional pins with PLL clock at IOE output
register
C1 = 35 pF
tXZBIDIRPLL
Synchronous Output Enable Register to output buffer disable delay with
PLL
C1 = 35 pF
tZXBIDIRPLL
Synchronous Output Enable Register output buffer enable delay with PLL
C1 = 35 pF
相關(guān)PDF資料
PDF描述
EP20K600EBI652-2ES RTC Module With CPU Supervisor
EP20K600EBI652-3ES RTC Module With CPU Supervisor
EP20K600EFC1020-1 RTC Module With CPU Supervisor
EP20K600EFC1020-1ES FPGA
EP20K600EFC1020-1X FPGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EP20K600CF1020I8ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC
EP20K600CF1020I9ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC
EP20K600CF33C7 制造商:Rochester Electronics LLC 功能描述: 制造商:Altera Corporation 功能描述:
EP20K600CF33C8 制造商:Rochester Electronics LLC 功能描述: 制造商:Altera Corporation 功能描述:
EP20K600CF33C9 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA