參數(shù)資料
型號: EP2AGX65DF29C5N
廠商: Altera
文件頁數(shù): 64/90頁
文件大?。?/td> 0K
描述: IC ARRIA II GX FPGA 65K 780FBGA
產(chǎn)品培訓(xùn)模塊: Arria II GX FPGA
Three Reasons to Use FPGA's in Industrial Designs
特色產(chǎn)品: Arria? II GX FPGAs
標(biāo)準(zhǔn)包裝: 4
系列: Arria II GX
LAB/CLB數(shù): 2530
邏輯元件/單元數(shù): 60214
RAM 位總計(jì): 5371904
輸入/輸出數(shù): 364
電源電壓: 0.87 V ~ 0.93 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 780-BBGA
供應(yīng)商設(shè)備封裝: 780-FBGA(29x29)
其它名稱: 544-2640
Chapter 1: Device Datasheet for Arria II Devices
1–59
Switching Characteristics
December 2013
Altera Corporation
Table 1–49 lists the embedded memory block specifications for Arria II GZ devices.
Table 1–49. Embedded Memory Block Performance Specifications for Arria II GZ Devices (Note 1)
Memory
Mode
Resources Used
Performance
Unit
ALUTs
TriMatrix
Memory
C3
I3
C4
I4
MLAB
Single port 64 × 10
0
1
500
450
MHz
Simple dual-port 32 × 20
0
1
500
450
MHz
Simple dual-port 64 × 10
0
1
500
450
MHz
ROM 64 × 10
0
1
500
450
MHz
ROM 32 × 20
0
1
500
450
MHz
M9K
Block (2)
Single-port 256 × 36
0
1
540
475
MHz
Simple dual-port 256 × 36
0
1
490
420
MHz
Simple dual-port 256 × 36, with the
read-during-write option set to Old
Data
0
1
340
300
MHz
True dual port 512 × 18
0
1
430
370
MHz
True dual-port 512 × 18, with the
read-during-write option set to Old
Data
0
1
335
290
MHz
ROM 1 Port
0
1
540
475
MHz
ROM 2 Port
0
1
540
475
MHz
Min Pulse Width (clock high time)
800
850
ps
Min Pulse Width (clock low time)
625
690
ps
M144K
Block (2)
Single-port 2K × 72
0
1
440
400
380
350
MHz
Simple dual-port 2K × 72
0
1
435
375
385
325
MHz
Simple dual-port 2K × 72, with the
read-during-write option set to Old
Data
0
1
240
225
205
200
MHz
Simple dual-port 2K × 64 (with ECC)
0
1
300
295
255
250
MHz
True dual-port 4K × 36
0
1
375
350
330
310
MHz
True dual-port 4K × 36, with the
read-during-write option set to Old
Data
0
1
230
225
205
200
MHz
ROM 1 Port
0
1
500
450
435
420
MHz
ROM 2 Port
0
1
465
425
400
MHz
Min Pulse Width (clock high time)
755
860
950
ps
Min Pulse Width (clock low time)
625
690
ps
Notes to Table 1–48:
(1) To achieve the maximum memory block performance, use a memory block clock that comes through global clock routing from an on-chip PLL
set to 50% output duty cycle. Use the Quartus II software to report timing for this and other memory block clocking schemes.
(2) When you use the error detection CRC feature, there is no degradation in FMAX.
相關(guān)PDF資料
PDF描述
AYM25DRMT-S288 CONN EDGECARD 50POS .156 EXTEND
RAC10-15DA-ST CONV AC/DC 90-264VAC +/-15V 0.3A
UBA2071AT/N1,118 IC DVR HALF BRIDGE 24-SOIC
R24P205S/R8 CONV DC/DC 2W 24VIN 05VOUT
EP2AGX45DF29I3N IC ARRIA II GX FPGA 45K 780FBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EP2AGX65DF29C6 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Arria II GX 2530 LABs 364 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP2AGX65DF29C6N 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Arria II GX 2530 LABs 364 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP2AGX65DF29C6NES 制造商:Altera Corporation 功能描述:FPGA Arria
EP2AGX65DF29I3 功能描述:IC ARRIA II GX FPGA 65K 780FBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Arria II GX 產(chǎn)品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標(biāo)準(zhǔn)包裝:24 系列:XC4000E/X LAB/CLB數(shù):100 邏輯元件/單元數(shù):238 RAM 位總計(jì):3200 輸入/輸出數(shù):80 門數(shù):3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應(yīng)商設(shè)備封裝:120-CPGA(34.55x34.55)
EP2AGX65DF29I3N 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Arria II GX 2530 LABs 364 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256