參數(shù)資料
型號: EP2SGX30DF780C4
廠商: Altera
文件頁數(shù): 471/1486頁
文件大?。?/td> 0K
描述: IC STRATIX II GX 30K 780-FBGA
產(chǎn)品培訓(xùn)模塊: Three Reasons to Use FPGA's in Industrial Designs
標(biāo)準包裝: 9
系列: Stratix® II GX
LAB/CLB數(shù): 1694
邏輯元件/單元數(shù): 33880
RAM 位總計: 1369728
輸入/輸出數(shù): 361
電源電壓: 1.15 V ~ 1.25 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 70°C
封裝/外殼: 780-BBGA
供應(yīng)商設(shè)備封裝: 780-FBGA(29x29)
其它名稱: 544-1752
Altera Corporation
14–11
October 2007
Stratix II GX Device Handbook, Volume 2
Remote System Upgrades with Stratix II & Stratix II GX Devices
After power up or a configuration error, the factory configuration logic
should write the remote system upgrade control register to specify the
page address of the application configuration to be loaded. The factory
configuration should also specify whether or not to enable the user
watchdog timer for the application configuration and, if enabled, specify
the timer setting.
The user watchdog timer ensures that the application configuration is
valid and functional. After confirming the system is healthy, the
user-designed application configuration should reset the timer
periodically during user-mode operation of an application configuration.
This timer reset logic should be a user-designed hardware and/or
software health monitoring signal that indicates error-free system
operation. If the user application configuration detects a functional
problem or if the system hangs, the timer is not reset in time and the
dedicated circuitry updates the remote system upgrade status register,
triggering the device to load the factory configuration. The user
watchdog timer is automatically disabled for factory configurations.
1
Only valid application configurations designed for remote
update mode include the logic to reset the timer in user mode.
1
For more information about the user watchdog timer, see “User
If there is an error while loading the application configuration, the remote
system upgrade status register is written by the Stratix II or Stratix II GX
FPGA’s dedicated remote system upgrade circuitry, specifying the cause
of the reconfiguration. Actions that cause the remote system upgrade
status register to be written are:
nSTATUS
driven low externally
Internal CRC error
User watchdog timer time out
A configuration reset (logic array nCONFIG signal or external
nCONFIG
pin assertion)
Stratix II and Stratix II GX FPGAs automatically load the factory
configuration located at page address zero. This user-designed factory
configuration should read the remote system upgrade status register to
determine the reason for reconfiguration. The factory configuration
should then take appropriate error recovery steps and write to the remote
system upgrade control register to determine the next application
configuration to be loaded.
相關(guān)PDF資料
PDF描述
EP2AGX65DF29C5 IC ARRIA II GX FPGA 65K 780FBGA
ASC49DRTH-S93 CONN EDGECARD 98POS DIP .100 SLD
CAT24C128WI-G IC EEPROM 128KBIT 400KHZ 8SOIC
ABC65DRTH-S93 CONN EDGECARD 130PS DIP .100 SLD
CAT93C66LI-G IC EEPROM 4KBIT 2MHZ 8DIP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EP2SGX30DF780C4N 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Stratix II GX 1694 LABs 361 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP2SGX30DF780C5 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Stratix II GX 1694 LABs 361 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP2SGX30DF780C5N 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Stratix II GX 1694 LABs 361 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP2SGX30DF780I4 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Stratix II GX 1694 LABs 361 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP2SGX30DF780I4N 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Stratix II GX 1694 LABs 361 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256