參數(shù)資料
型號(hào): EP4CE22F17I8LN
廠商: Altera
文件頁(yè)數(shù): 25/42頁(yè)
文件大?。?/td> 0K
描述: IC CYCLONE IV E FPGA 22K 256FBGA
產(chǎn)品培訓(xùn)模塊: Designing an IP Surveillance Camera
Three Reasons to Use FPGA's in Industrial Designs
Cyclone IV FPGA Family Overview
特色產(chǎn)品: Cyclone? IV FPGAs
標(biāo)準(zhǔn)包裝: 90
系列: CYCLONE® IV E
LAB/CLB數(shù): 1395
邏輯元件/單元數(shù): 22320
RAM 位總計(jì): 608256
輸入/輸出數(shù): 153
電源電壓: 0.97 V ~ 1.03 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 100°C
封裝/外殼: 256-BGA
供應(yīng)商設(shè)備封裝: 256-FBGA(17x17)
其它名稱: 544-2657
Chapter 1: Cyclone IV Device Datasheet
1–31
Switching Characteristics
December 2013
Altera Corporation
Table 1–34. True LVDS Transmitter Timing Specifications for Cyclone IV Devices (1), (3)
Symbol
Modes
C6
C7, I7
C8, A7
C8L, I8L
C9L
Unit
Min
Max
Min
Max
Min
Max
Min
Max
Min
Max
fHSCLK (input
clock
frequency)
×10
5
420
5
370
5
320
5
320
5
250
MHz
×8
5
420
5
370
5
320
5
320
5
250
MHz
×7
5
420
5
370
5
320
5
320
5
250
MHz
×4
5
420
5
370
5
320
5
320
5
250
MHz
×2
5
420
5
370
5
320
5
320
5
250
MHz
×1
5
420
5
402.5
5
402.5
5
362
5
265
MHz
HSIODR
×10
100
840
100
740
100
640
100
640
100
500
Mbps
×8
80
840
80
740
80
640
80
640
80
500
Mbps
×7
70
840
70
740
70
640
70
640
70
500
Mbps
×4
40
840
40
740
40
640
40
640
40
500
Mbps
×2
20
840
20
740
20
640
20
640
20
500
Mbps
×1
10
420
10
402.5
10
402.5
10
362
10
265
Mbps
tDUTY
4555
455545
55455545
55
%
TCCS
200
200
200
200
200
ps
Output jitter
(peak to peak)
500
500
550
600
700
ps
tLOCK (2)
—1—1
—1
ms
Notes to Table 1–34:
(1) Cyclone IV E—true LVDS transmitter is only supported at the output pin of Row I/O Banks 1, 2, 5, and 6.
Cyclone IV GX—true LVDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6.
(2) tLOCK is the time required for the PLL to lock from the end-of-device configuration.
(3) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support
C6, C7, C8, I7, and A7 speed grades. Cyclone IV GX devices only support C6, C7, C8, and I7 speed grades.
Table 1–35. Emulated LVDS Transmitter Timing Specifications for Cyclone IV Devices (1), (3) (Part 1 of 2)
Symbol
Modes
C6
C7, I7
C8, A7
C8L, I8L
C9L
Unit
Min
Max
Min
Max
Min
Max
Min
Max
Min
Max
fHSCLK (input
clock
frequency)
×10
5
320
5
320
5
275
5
275
5
250
MHz
×8
5
320
5
320
5
275
5
275
5
250
MHz
×7
5
320
5
320
5
275
5
275
5
250
MHz
×4
5
320
5
320
5
275
5
275
5
250
MHz
×2
5
320
5
320
5
275
5
275
5
250
MHz
×1
5
402.5
5
402.5
5
402.5
5
362
5
265
MHz
HSIODR
×10
100
640
100
640
100
550
100
550
100
500
Mbps
×8
80
640
80
640
80
550
80
550
80
500
Mbps
×7
70
640
70
640
70
550
70
550
70
500
Mbps
×4
40
640
40
640
40
550
40
550
40
500
Mbps
×2
20
640
20
640
20
550
20
550
20
500
Mbps
×1
10
402.5
10
402.5
10
402.5
10
362
10
265
Mbps
相關(guān)PDF資料
PDF描述
RAC05-15SA-ST CONV AC/DC 90-264VAC 15V 333MA
LT1768IGN IC CTRLR CCFL SGL/MULT HP 16SSOP
EPF10K20TC144-4N IC FLEX 10K FPGA 20K 144-TQFP
LT1768CGN#TRPBF IC CTRLR CCFL SGL/MULT HP 16SSOP
BAS21LT1G DIODE SWITCH 200MA 250V SOT23
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EP4CE22F23C8N 制造商:ALTERA 制造商全稱:Altera Corporation 功能描述:Cyclone IV FPGA Device Faily Overview
EP4CE22F23I7N 制造商:ALTERA 制造商全稱:Altera Corporation 功能描述:Cyclone IV Device Datasheet
EP4CE22U14I7N 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門陣列 FPGA - Cyclone IV E 1395 LABs 79 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4CE30 制造商:ALTERA 制造商全稱:Altera Corporation 功能描述:Cyclone IV FPGA Device Family Overview
EP4CE30F17C8 制造商:ALTERA 制造商全稱:Altera Corporation 功能描述:Cyclone IV Device Datasheet