參數(shù)資料
型號: EP4S100G5F45I2N
廠商: Altera
文件頁數(shù): 33/82頁
文件大小: 0K
描述: IC STRATIX IV GT 530K 1932FBGA
產(chǎn)品培訓模塊: Stratix IV FPGAs
Three Reasons to Use FPGA's in Industrial Designs
特色產(chǎn)品: Stratix? IV Series FPGAs
標準包裝: 3
系列: STRATIX® IV GT
LAB/CLB數(shù): 21248
邏輯元件/單元數(shù): 531200
RAM 位總計: 28033024
輸入/輸出數(shù): 781
電源電壓: 0.92 V ~ 0.98 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 100°C
封裝/外殼: 1932-BBGA
供應商設備封裝: 1932-FBGA(45x45)
其它名稱: 544-2637
Chapter 1: DC and Switching Characteristics for Stratix IV Devices
1–31
Switching Characteristics
March 2014
Altera Corporation
Stratix IV Device Handbook
Volume 4: Device Datasheet and Addendum
Inter-transceiver
block skew in Basic
(PMA Direct) ×N
mode (14)
N < 18 channels
located across
three
transceiver
blocks with the
source CMU
PLL located in
the center
transceiver
block
400
400
400
ps
N
18
channels
located across
four transceiver
blocks with the
source CMU
PLL located in
one of the two
center
transceiver
blocks
650
650
650
ps
CMU PLL0 and CMU PLL1
Supported data
range
600
11300
600
10312.5
600
8500
Mbps
CMU PLL lock time
from
pll_powerdown
de-assertion
100
100
100
s
ATX PLL (6G)
Supported Data
Range
/L = 1
4800-5400 and
6000-6500
4800-5400 and
6000-6500
4800-5400 and
6000-6500
Mbps
/L = 2
2400-2700 and
3000-3250
2400-2700 and
3000-3250
2400-2700 and
3000-3250
Mbps
/L = 4
1200-1350 and
1500-1625
1200-1350 and
1500-1625
1200-1350 and
1500-1625
Mbps
ATX PLL (10G)
Supported Data
Range
9900
11300
9900
10312.5
Mbps
Transceiver-FPGA Fabric Interface
Interface speed
(non-PMA Direct)
25
325
25
325
25
265.625
MHz
Interface speed
(PMA Direct)
50
325
50
325
50
325
MHz
Table 1–24. Transceiver Specifications for Stratix IV GT Devices (Part 7 of 8)
Symbol/
Description
Conditions
–1 Industrial Speed
Grade
–2 Industrial Speed
Grade
–3 Industrial Speed
Grade
Unit
Min
Typ
Max
Min
Typ
Max
Min
Typ
Max
相關PDF資料
PDF描述
RMA43DRMH CONN EDGECARD 86POS .125 SQ WW
KA79L15AZTA IC REG LDO -15V .1A TO-92
RW2-4809D/B CONV DC/DC 2W 36-72VIN +/-09VOUT
RSA43DRMD CONN EDGECARD 86POS .125 SQ WW
ECM06DCWS CONN EDGECARD 12POS DIP .156 SLD
相關代理商/技術參數(shù)
參數(shù)描述
EP4S100G5F45I3 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Stratix IV 21248 LABs 781 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4S100G5F45I3N 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Stratix IV 21248 LABs 781 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4S100G5H40C2NES1 制造商:Altera Corporation 功能描述:IC FPGA 654 I/O 1517HBGA
EP4S100G5H40I1 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Stratix IV 21248 LABs 781 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4S100G5H40I1N 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Stratix IV 21248 LABs 781 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256