參數(shù)資料
型號: EP4SE230F29C2
廠商: Altera
文件頁數(shù): 42/82頁
文件大?。?/td> 0K
描述: IC STRATIX IV FPGA 230K 780FBGA
產(chǎn)品培訓(xùn)模塊: Three Reasons to Use FPGA's in Industrial Designs
標(biāo)準(zhǔn)包裝: 3
系列: STRATIX® IV E
LAB/CLB數(shù): 9120
邏輯元件/單元數(shù): 228000
RAM 位總計(jì): 17544192
輸入/輸出數(shù): 488
電源電壓: 0.87 V ~ 0.93 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 780-BBGA
供應(yīng)商設(shè)備封裝: 780-FBGA(29x29)
Chapter 1: DC and Switching Characteristics for Stratix IV Devices
1–39
Switching Characteristics
March 2014
Altera Corporation
Stratix IV Device Handbook
Volume 4: Device Datasheet and Addendum
GIGE Receiver Jitter Tolerance (9)
Deterministic jitter
tolerance (peak-to-peak)
Pattern = CJPAT
> 0.4
UI
Combined deterministic
and random jitter
tolerance (peak-to-peak)
Pattern = CJPAT
> 0.66
UI
HiGig Transmit Jitter Generation (10)
Deterministic jitter
(peak-to-peak)
Data Rate = 3.75 Gbps
Pattern = CJPAT
0.17
UI
Total jitter
(peak-to-peak)
Data Rate = 3.75 Gbps
Pattern = CJPAT
0.35
UI
HiGig Receiver Jitter Tolerance (10)
Deterministic jitter
tolerance (peak-to-peak)
Data Rate = 3.75 Gbps
Pattern = CJPAT
> 0.37
UI
Combined deterministic
and random jitter
tolerance (peak-to-peak)
Data Rate = 3.75 Gbps
Pattern = CJPAT
> 0.65
UI
Sinusoidal jitter
tolerance (peak-to-peak)
Jitter Frequency = 22.1
KHz
Data Rate = 3.75 Gbps
Pattern = CJPAT
> 8.5
UI
Jitter Frequency =
1.875MHz
Data Rate = 3.75 Gbps
Pattern = CJPAT
> 0.1
UI
Jitter Frequency =
20 MHz
Data Rate = 3.75 Gbps
Pattern = CJPAT
> 0.1
UI
(OIF) CEI Transmitter Jitter Generation (11)
Total jitter
(peak-to-peak)
Data Rate = 6.375 Gbps
Pattern = PRBS15 BER =
10-12
0.3
0.3
0.3
UI
(OIF) CEI Receiver Jitter Tolerance (11)
Deterministic jitter
tolerance (peak-to-peak)
Data Rate = 6.375 Gbps
Pattern = PRBS31 BER =
10-12
> 0.675
>0.675
UI
Table 1–30. Transceiver Block Jitter Specifications for Stratix IV GX Devices (1), (2) (Part 4 of 9)
Symbol/
Description
Conditions
–2 Commercial
Speed Grade
–3 Commercial/
Industrial
and –2× Commercial
Speed Grade
–3 Military (3) and
–4 Commercial/
Industrial Speed
Grade
Unit
Min
Typ
Max
Min
Typ
Max
Min Typ
Max
相關(guān)PDF資料
PDF描述
ACC50DRTI-S93 CONN EDGECARD 100PS DIP .100 SLD
93C66BT-I/MNY IC EEPROM SER 4K 4.5V 8TDFN
93C66AT-I/MNY IC EEPROM SER 4K 4.5V 8TDFN
AMC35DRTH-S93 CONN EDGECARD 70POS DIP .100 SLD
EP2S180F1508C5 IC STRATIX II FPGA 180K 1508-FBG
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EP4SE230F29C2N 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Stratix IV E 9120 LABs 488 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4SE230F29C3 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Stratix IV E 9120 LABs 488 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4SE230F29C3N 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Stratix IV E 9120 LABs 488 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4SE230F29C4 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Stratix IV E 9120 LABs 488 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4SE230F29C4N 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Stratix IV E 9120 LABs 488 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256