參數(shù)資料
型號： EP4SE360F35C3N
廠商： Altera
文件頁數(shù)： 66/82頁
文件大小： 0K
描述： IC STRATIX IV E 360K 1152FBGA
產(chǎn)品培訓(xùn)模塊： Stratix IV FPGAs
Three Reasons to Use FPGA's in Industrial Designs
特色產(chǎn)品： Stratix? IV Series FPGAs
標準包裝： 3
系列： STRATIX® IV E
LAB/CLB數(shù)： 14144
邏輯元件/單元數(shù)： 353600
RAM 位總計： 23105536
輸入/輸出數(shù)： 744
電源電壓： 0.87 V ~ 0.93 V
安裝類型： 表面貼裝
工作溫度： 0°C ~ 85°C
封裝/外殼： 1152-BBGA
供應(yīng)商設(shè)備封裝： 1152-FBGA（27x27）
其它名稱： 544-2634
Chapter 1: DC and Switching Characteristics for Stratix IV Devices
1–61
Switching Characteristics
March 2014
Altera Corporation
Stratix IV Device Handbook
Volume 4: Device Datasheet and Addendum
Table 1–49 lists the memory output clock jitter specifications for Stratix IV devices.
OCT Calibration Block Specifications
Table 1–50 lists the OCT calibration block specifications for Stratix IV devices.
Table 1–49. Memory Output Clock Jitter Specification for Stratix IV Devices (1), (2), (3), (4)
Parameter
Clock
Network
Symbol
–2/–2X
Speed Grade
–3
Speed Grade
–4
Speed Grade
Unit
Min
Max
Min
Max
Min
Max
Clock period jitter
Regional
t
JIT(per)
-5050-55
55-5555
ps
Cycle-to-cycle period jitter
Regional
t
JIT(cc)
-100
100
-110
110
-110
110
ps
Duty cycle jitter
Regional
t
JIT(duty)
-50
50
-82.5
82.5
-82.5
82.5
ps
Clock period jitter
Global
t
JIT(per)
-75
75
-82.5
82.5
-82.5
82.5
ps
Cycle-to-cycle period jitter
Global
t
JIT(cc)
-150
150
-165
165
-165
165
ps
Duty cycle jitter
Global
t
JIT(duty)
-7575-90
90-9090
ps
Notes to Table 1–49:
(1) The memory output clock jitter measurements are for 200 consecutive clock cycles, as specified in the JEDEC DDR2/DDR3 SDRAM standard.
(2) The clock jitter specification applies to memory output clock pins generated using differential signal-splitter and DDIO circuits clocked by a PLL
output routed on a regional or global clock network as specified. Altera recommends using regional clock networks whenever possible.
(3) The memory output clock jitter stated in Table 1–49 is applicable when an input jitter of 30 ps is applied.
(4) The clock jitter specification is characterized with 70% utilization, 266 MHz core clock frequency, and 12.5% design toggle rate. If your design
exceeds any of these conditions, the jitter specification of the design may not meet the above specification.
Table 1–50. OCT Calibration Block Specifications for Stratix IV Devices
Symbol
Description
Min
Typ
Max
Unit
OCTUSRCLK
Clock required by OCT calibration blocks
—
20
MHz
TOCTCAL
Number of OCTUSRCLK clock cycles required for OCT RS/RT
calibration
—
1000
—
Cycles
TOCTSHIFT
Number of OCTUSRCLK clock cycles required for OCT code
to shift out
—
28
—
Cycles
TRS_RT
Time required between the dyn_term_ctrl and oe signal
transitions in a bidirectional I/O buffer to dynamically switch
between OCT RS and RT
—2.5
—
ns
相關(guān)PDF資料
PDF描述
THJD226M025RJN CAP TANT 22UF 25V 20% 2917
ECM06DCSS CONN EDGECARD 12POS DIP .156 SLD
EP4SGX230FF35C3N IC STRATIX IV GX 230K 1152FBGA
ABM40DRMD CONN EDGECARD 80POS .156 WW
RAC05-12SB-E-ST CONV AC/DC 90-264VAC 12V 420MA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EP4SE360F35C4 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Stratix IV E 14144 LABs 744 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4SE360F35C4N 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Stratix IV E 14144 LABs 744 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4SE360F35I3 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Stratix IV E 14144 LABs 744 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4SE360F35I3N 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Stratix IV E 14144 LABs 744 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4SE360F35I4 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Stratix IV E 14144 LABs 744 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*