參數(shù)資料
型號： EP4SE530H35C3N
廠商： Altera
文件頁數(shù)： 37/82頁
文件大?。?/td> 0K
描述： IC STRATIX IV E 530K 1152HBGA
產(chǎn)品培訓(xùn)模塊： Stratix IV FPGAs
Three Reasons to Use FPGA's in Industrial Designs
特色產(chǎn)品： Stratix? IV Series FPGAs
標(biāo)準(zhǔn)包裝： 3
系列： STRATIX® IV E
LAB/CLB數(shù)： 21248
邏輯元件/單元數(shù)： 531200
RAM 位總計(jì)： 28033024
輸入/輸出數(shù)： 744
電源電壓： 0.87 V ~ 0.93 V
安裝類型： 表面貼裝
工作溫度： 0°C ~ 85°C
封裝/外殼： 1152-BBGA 裸露焊盤
供應(yīng)商設(shè)備封裝： 1152-HBGA（40x40）
其它名稱： 544-2632
Chapter 1: DC and Switching Characteristics for Stratix IV Devices
1–34
Switching Characteristics
March 2014
Altera Corporation
Stratix IV Device Handbook
Volume 4: Device Datasheet and Addendum
Table 1–25 through Table 1–28 lists the typical differential VOD termination settings for
Stratix IV GX and GT devices.
Table 1–29 lists typical transmitter pre-emphasis levels in dB for the first post tap
under the following conditions (low-frequency data pattern [five 1s and five 0s] at
6.25 Gbps). The levels listed in Table 1–29 are a representation of possible
pre-emphasis levels under the specified conditions only and that the pre-emphasis
levels may change with data pattern and data rate.
f To predict the pre-emphasis level for your specific data rate and pattern, run
simulations using the Stratix IV HSSI HSPICE models.
Table 1–25. Typical VOD Setting, TX Term = 85
Symbol
VOD Setting (mV)
0
123
45
67
VOD differential
peak-to-peak Typical (mV)
170 ±
20%
340 ±
20%
510 ±
20%
595 ±
20%
680 ±
20%
765 ±
20%
850 ±
20%
1020 ±
20%
Table 1–26. Typical VOD Setting, TX Term = 100
Symbol
VOD Setting (mV)
012
34
567
VOD differential
peak-to-peak Typical (mV)
200 ±
20%
400 ±
20%
600 ±
20%
700 ±
20%
800 ±
20%
900 ±
20%
1000
± 20%
1200
± 20%
Table 1–27. Typical VOD Setting, TX Term = 120
Symbol
VOD Setting (mV)
0123456
VOD differential
peak-to-peak Typical (mV)
240 ±
20%
480 ±
20%
720 ±
20%
840 ±
20%
960 ±
20%
1080 ±
20%
1200 ±
20%
Table 1–28. Typical VOD Setting, TX Term = 150
Symbol
VOD Setting (mV)
01
23
45
VOD differential
peak-to-peak Typical (mV)
300 ±
20%
600 ±
20%
900 ±
20%
1050 ±
20%
1200 ±
20%
1350 ±
20%
Table 1–29. Transmitter Pre-Emphasis Levels for Stratix IV Devices (Part 1 of 2)
Pre-Emphasis 1st
Post-Tap Setting
VOD Setting
0
123
4567
0
000
0000
1
N/A
0.7
00
0000
2
N/A
1
0.3
0
0000
3
N/A
1.5
0.6
0
0000
相關(guān)PDF資料
PDF描述
ABM40DRMH CONN EDGECARD 80POS .156 WW
TACL335M003R CAP TANT 3.3UF 3V 20% 0603
AIMC-0805-R15J-T INDUCTOR MULTILAYER 150NH 0805
VE-211-EU CONVERTER MOD DC/DC 12V 200W
LM79L05ACZX IC REG LDO -5V .1A TO-92
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EP4SE530H35C3NES 功能描述:IC STRATIX IV E 530K 1152-HBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:STRATIX® IV E 產(chǎn)品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標(biāo)準(zhǔn)包裝:24 系列:XC4000E/X LAB/CLB數(shù):100 邏輯元件/單元數(shù):238 RAM 位總計(jì):3200 輸入/輸出數(shù):80 門數(shù):3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應(yīng)商設(shè)備封裝:120-CPGA（34.55x34.55）
EP4SE530H35C4 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Stratix IV E 21248 LABs 744 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4SE530H35C4ES 制造商:Altera Corporation 功能描述:IC STRATIX IV E FPGA 1152HBGA 制造商:Altera Corporation 功能描述:IC FPGA 744 I/O 1152HBGA
EP4SE530H35C4N 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Stratix IV E 21248 LABs 744 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4SE530H35C4NES 制造商:Altera Corporation 功能描述:FPGA Stratix 制造商:Altera Corporation 功能描述:FPGA Stratix? IV E Family 531200 Cells 40nm Technology 0.9V 1152-Pin FC-HFBGA 制造商:Altera Corporation 功能描述:IC STRATIX IV E FPGA 1152HBGA
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*