<form id="ejlgu"><wbr id="ejlgu"><div id="ejlgu"></div></wbr></form><big id="ejlgu"><wbr id="ejlgu"></wbr></big>
  • <table id="ejlgu"><form id="ejlgu"></form></table>
    參數(shù)資料
    型號: EP4SGX70HF35C3
    廠商: Altera
    文件頁數(shù): 30/82頁
    文件大小: 0K
    描述: IC STRATIX IV FPGA 70K 1152FBGA
    產(chǎn)品培訓模塊: Three Reasons to Use FPGA's in Industrial Designs
    標準包裝: 3
    系列: Stratix® IV GX
    LAB/CLB數(shù): 2904
    邏輯元件/單元數(shù): 72600
    RAM 位總計: 7564880
    輸入/輸出數(shù): 488
    電源電壓: 0.87 V ~ 0.93 V
    安裝類型: 表面貼裝
    工作溫度: 0°C ~ 85°C
    封裝/外殼: 1152-BBGA
    供應商設備封裝: 1152-FBGA(27x27)
    Chapter 1: DC and Switching Characteristics for Stratix IV Devices
    1–28
    Switching Characteristics
    March 2014
    Altera Corporation
    Stratix IV Device Handbook
    Volume 4: Device Datasheet and Addendum
    Differential on-chip
    termination
    resistors
    85
    setting
    85 ± 20%
    100
    setting
    100 ± 20%
    120
    setting
    120 ± 20%
    150-
    setting
    150 ± 20%
    Differential and
    common mode
    return loss
    PCIe (Gen 1
    and Gen 2),
    XAUI,
    HiGig+,
    CEI SR/LR,
    Serial RapidIO
    SR/LR,
    CPRI LV/HV,
    OBSAI,
    SATA
    Compliant
    Programmable PPM
    detector (7)
    ——
    ± 62.5, 100, 125, 200,
    250, 300, 500, 1000
    ppm
    Run length
    200
    200
    200
    UI
    Programmable
    equalization
    ——
    16
    16
    16
    dB
    tLTR (8)
    ——
    75
    75
    75
    s
    tLTR_LTD_Manual (9)
    —15
    15
    15
    s
    tLTD_Manual (10)
    4000
    4000
    4000
    ns
    tLTD_Auto (11)
    4000
    4000
    4000
    ns
    Receiver buffer and
    CDR offset
    cancellation time
    (per channel)
    17000
    17000
    17000
    reconfig_clk
    cycles
    Programmable DC
    gain
    DC Gain Setting
    = 0
    —0
    0
    0
    dB
    DC Gain Setting
    = 1
    —3
    3
    3
    dB
    DC Gain Setting
    = 2
    —6
    6
    6
    dB
    DC Gain Setting
    = 3
    —9
    9
    9
    dB
    DC Gain Setting
    = 4
    —12
    12
    12
    dB
    EyeQ Max Data Rate
    4.0
    4.0
    4.0
    Gbps
    Table 1–24. Transceiver Specifications for Stratix IV GT Devices (Part 4 of 8)
    Symbol/
    Description
    Conditions
    –1 Industrial Speed
    Grade
    –2 Industrial Speed
    Grade
    –3 Industrial Speed
    Grade
    Unit
    Min
    Typ
    Max
    Min
    Typ
    Max
    Min
    Typ
    Max
    相關PDF資料
    PDF描述
    ACC50DRYS CONN EDGECARD 100PS .100 DIP SLD
    APA1000-FG896I IC FPGA PROASIC+ 1M 896-FBGA
    APA1000-FGG896I IC FPGA PROASIC+ 1M 896-FBGA
    93C46BT/ST IC EEPROM 1KBIT 2MHZ 8TSSOP
    EP1SGX25CF672C5N IC STRATIX GX FPGA 25KLE 672FBGA
    相關代理商/技術參數(shù)
    參數(shù)描述
    EP4SGX70HF35C3N 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Stratix IV GX 2904 LABs 488 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
    EP4SGX70HF35C4 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Stratix IV GX 2904 LABs 488 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
    EP4SGX70HF35C4N 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Stratix IV GX 2904 LABs 488 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
    EP4SGX70HF35I3 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Stratix IV GX 2904 LABs 488 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
    EP4SGX70HF35I3N 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Stratix IV GX 2904 LABs 488 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256