參數(shù)資料
型號: EP7311-IV-90
廠商: Cirrus Logic Inc
文件頁數(shù): 31/42頁
文件大?。?/td> 0K
描述: IC ARM720T MCU 90MHZ 208-LQFP
標(biāo)準(zhǔn)包裝: 36
系列: EP7
核心處理器: ARM7
芯體尺寸: 32-位
速度: 90MHz
連通性: 編解碼器,EBI/EMI,IrDA,鍵盤,多媒體編解碼器,SPI/Microwire1,UART/USART
外圍設(shè)備: LCD,LED,MaverickKey,PWM
輸入/輸出數(shù): 27
程序存儲器類型: ROMless
RAM 容量: 56K x 8
電壓 - 電源 (Vcc/Vdd): 2.3 V ~ 2.7 V
振蕩器型: 外部
工作溫度: -40°C ~ 85°C
封裝/外殼: 208-LQFP
包裝: 托盤
其它名稱: 598-1231
37
4341H–MP3–10/07
AT8xC51SND2C/MP3B
9.
Interrupt System
The AT8xC51SND2C, like other control-oriented computer architectures, employ a program
interrupt method. This operation branches to a subroutine and performs some service in
response to the interrupt. When the subroutine completes, execution resumes at the point where
the interrupt occurred. Interrupts may occur as a result of internal AT8xC51SND2C activity (e.g.,
timer overflow) or at the initiation of electrical signals external to the microcontroller (e.g., key-
board). In all cases, interrupt operation is programmed by the system designer, who determines
priority of interrupt service relative to normal code execution and other interrupt service routines.
All of the interrupt sources are enabled or disabled by the system designer and may be manipu-
lated dynamically.
A typical interrupt event chain occurs as follows:
An internal or external device initiates an interrupt-request signal. The AT8xC51SND2C,
latches this event into a flag buffer.
The priority of the flag is compared to the priority of other interrupts by the interrupt handler.
A high priority causes the handler to set an interrupt flag.
This signals the instruction execution unit to execute a context switch. This context switch
breaks the current flow of instruction sequences. The execution unit completes the current
instruction prior to a save of the program counter (PC) and reloads the PC with the start
address of a software service routine.
The software service routine executes assigned tasks and as a final activity performs a RETI
(return from interrupt) instruction. This instruction signals completion of the interrupt, resets
the interrupt-in-progress priority and reloads the program counter. Program operation then
continues from the original point of interruption.
Table 9-1.
Interrupt System Signals
Six interrupt registers are used to control the interrupt system. 2 8-bit registers are used to
enable separately the interrupt sources: IEN0 and IEN1 registers (see Table 9-4 and Table 9-5).
Four 8-bit registers are used to establish the priority level of the different sources: IPH0, IPL0,
IPH1 and IPL1 registers (see Table 9-6 to Table 9-9).
9.1
Interrupt System Priorities
Each of the interrupt sources on the AT8xC51SND2C can be individually programmed to one of
four priority levels. This is accomplished by one bit in the Interrupt Priority High registers (IPH0
and IPH1) and one bit in the Interrupt Priority Low registers (IPL0 and IPL1). This provides each
interrupt source four possible priority levels according to Table 9-2.
Signal
Name
Type
Description
Alternate
Function
INT0
I
External Interrupt 0
P3.2
INT1
I
External Interrupt 1
P3.3
KIN0
I
Keyboard Interrupt Input
See section “Keyboard Interface”, page 204.
-
相關(guān)PDF資料
PDF描述
EP7312-IV-90 IC ARM720T MCU 90MHZ 208-LQFP
EP9301-CQZ IC ARM9 SOC PROCESSOR 208LQFP
EP9301-IQ IC ARM920T MCU 166MHZ 208-LQFP
EP9307-IR IC ARM920T MCU 200MHZ 272-TFBGA
EP9312-IB IC ARM920T MCU 200MHZ 352-PBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EP7311-IV-C 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:HIGH-PERFORMANCE, LOW-POWER SYSTEM-ON-CHIP WITH SDRAM AND ENHANCED DIGITAL AUDIO INTERFACE
EP7311-IVZ 制造商:Cirrus Logic 功能描述:
EP7311M-IB 功能描述:音頻片上系統(tǒng) - SoC IC Hgh-Prfrmnc Low-PWR SOC w/SDRAM RoHS:否 制造商:Cirrus Logic
EP7311M-IBZ 功能描述:音頻片上系統(tǒng) - SoC SoC w/SDRAM RoHS:否 制造商:Cirrus Logic
EP7312 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:HIGH-PERFORMANCE, LOW-POWER SYSTEM ON CHIP WITH SDRAM AND ENHANCED DIGITAL AUDIO INTERFACE