- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1920 > EP7311-IV-90 (Cirrus Logic Inc)IC ARM720T MCU 90MHZ 208-LQFP PDF資料下載
參數(shù)資料
| 型號： | EP7311-IV-90 |
| 廠商： | Cirrus Logic Inc |
| 文件頁數(shù)： | 39/42頁 |
| 文件大小： | 0K |
| 描述： | IC ARM720T MCU 90MHZ 208-LQFP |
| 標(biāo)準(zhǔn)包裝： | 36 |
| 系列： | EP7 |
| 核心處理器： | ARM7 |
| 芯體尺寸： | 32-位 |
| 速度： | 90MHz |
| 連通性： | 編解碼器，EBI/EMI，IrDA，鍵盤，多媒體編解碼器，SPI/Microwire1，UART/USART |
| 外圍設(shè)備： | LCD，LED，MaverickKey，PWM |
| 輸入/輸出數(shù)： | 27 |
| 程序存儲器類型： | ROMless |
| RAM 容量： | 56K x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 2.3 V ~ 2.7 V |
| 振蕩器型： | 外部 |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 208-LQFP |
| 包裝： | 托盤 |
| 其它名稱： | 598-1231 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁當(dāng)前第39頁第40頁第41頁第42頁
6
Copyright Cirrus Logic, Inc. 2011
(All Rights Reserved)
DS506F2
EP7311
High-Performance, Low-Power System on Chip
Processor Core - ARM720T
The
EP7311
incorporates
an
ARM
32-bit
RISC
microcontroller that controls a wide range of on-chip
peripherals. The processor utilizes a three-stage pipeline
consisting of fetch, decode and execute stages. Key features
include:
ARM (32-bit) and Thumb (16-bit compressed) instruction
sets
Enhanced MMU for Microsoft Windows CE and other
operating systems
8 KB of 4-way set-associative cache.
Translation Look Aside Buffers with 64 Translated Entries
Power Management
The EP7311 is designed for ultra-low-power operation. Its core
operates at only 2.5 V, while its I/O has an operation range of
2.5 V–3.3 V allowing the device to achieve a performance
level equivalent to 60 MIPS. The device has three basic power
states:
Operating — This state is the full performance state.
All the clocks and peripheral logic are enabled.
Idle — This state is the same as the Operating State,
except the CPU clock is halted while waiting for an
event such as a key press.
Standby — This state is equivalent to the computer
being switched off (no display), and the main
oscillator shut down. An event such as a key press
can wake-up the processor.
MaverickKey Unique ID
MaverickKey unique hardware programmed IDs are a solution
to the growing concern over secure web content and
commerce. With Internet security playing an important role in
the delivery of digital media such as books or music,
traditional software methods are quickly becoming unreliable.
The MaverickKey unique IDs provide OEMs with a method of
utilizing specific hardware IDs such as those assigned for
SDMI (Secure Digital Music Initiative) or any other
authentication mechanism.
Both a specific 32-bit ID as well as a 128-bit random ID is
programmed into the EP7311 through the use of laser probing
technology. These IDs can then be used to match secure
copyrighted content with the ID of the target device the
EP7311 is powering, and then deliver the copyrighted
information over a secure connection. In addition, secure
transactions can benefit by also matching device IDs to server
IDs. MaverickKey IDs provide a level of hardware security
required for today’s Internet appliances.
Memory Interfaces
There are two main external memory interfaces. The first one
is
the
ROM/SRAM/FLASH-style
interface
that
has
programmable wait-state timings and includes burst-mode
capability, with six chip selects decoding six 256 MB sections
of addressable space. For maximum flexibility, each bank can
be specified to be 8-, 16-, or 32-bits wide. This allows the use
of 8-bit-wide boot ROM options to minimize overall system
cost. The on-chip boot ROM can be used in product
manufacturing to serially download system code into system
FLASH memory. To further minimize system memory
requirements and cost, the ARM Thumb instruction set is
supported, providing for the use of high-speed 32-bit
operations in 16-bit op-codes and yielding industry-leading
code density.
Note:
Pins are multiplexed. See Table S on page 11 for more
information.
Pin Mnemonic
I/O
Pin Description
BATOK
I
Battery ok input
nEXTPWR
I
External power supply sense
input
nPWRFL
I
Power fail sense input
nBATCHG
I
Battery changed sense input
Table A. Power Management Pin Assignments
Pin Mnemonic
I/O
Pin Description
nCS[5:0]
O
Chip select out
A[27:0]
O
Address output
D[31:0]
I/O
Data I/O
nMOE/nSDCAS
(Note)
O
ROM expansion OP enable
nMWE/nSDWE
(Note)
O
ROM expansion write enable
HALFWORD
O
Halfword access select
output
WORD
O
Word access select output
WRITE/nSDRAS
(Note)
O
Transfer direction
Table B. Static Memory Interface Pin Assignments
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EP7312-IV-90 | IC ARM720T MCU 90MHZ 208-LQFP |
| EP9301-CQZ | IC ARM9 SOC PROCESSOR 208LQFP |
| EP9301-IQ | IC ARM920T MCU 166MHZ 208-LQFP |
| EP9307-IR | IC ARM920T MCU 200MHZ 272-TFBGA |
| EP9312-IB | IC ARM920T MCU 200MHZ 352-PBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EP7311-IV-C | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:HIGH-PERFORMANCE, LOW-POWER SYSTEM-ON-CHIP WITH SDRAM AND ENHANCED DIGITAL AUDIO INTERFACE |
| EP7311-IVZ | 制造商:Cirrus Logic 功能描述: |
| EP7311M-IB | 功能描述:音頻片上系統(tǒng) - SoC IC Hgh-Prfrmnc Low-PWR SOC w/SDRAM RoHS:否 制造商:Cirrus Logic |
| EP7311M-IBZ | 功能描述:音頻片上系統(tǒng) - SoC SoC w/SDRAM RoHS:否 制造商:Cirrus Logic |
| EP7312 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:HIGH-PERFORMANCE, LOW-POWER SYSTEM ON CHIP WITH SDRAM AND ENHANCED DIGITAL AUDIO INTERFACE |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。