參數(shù)資料
型號(hào)： EPC4QC100N
廠商： Altera
文件頁(yè)數(shù)： 15/36頁(yè)
文件大?。?/td> 0K
描述： IC CONFIG DEVICE 4MBIT 100-PQFP
產(chǎn)品培訓(xùn)模塊： Three Reasons to Use FPGA's in Industrial Designs
標(biāo)準(zhǔn)包裝： 66
系列： EPC
可編程類(lèi)型： 系統(tǒng)內(nèi)可編程
存儲(chǔ)容量： 4Mb
電源電壓： 3 V ~ 3.6 V
工作溫度： 0°C ~ 70°C
封裝/外殼： 100-BQFP
供應(yīng)商設(shè)備封裝： 100-PQFP（14x20）
包裝： 托盤(pán)
產(chǎn)品目錄頁(yè)面： 604 (CN2011-ZH PDF)
其它名稱(chēng)： 544-1378
EPC4QC100N-ND
Page 22
Pin Description
Enhanced Configuration (EPC) Devices Datasheet
January 2012
Altera Corporation
Pin Description
Table 8 through Table 10 list the EPC device pins. These tables include configuration
interface pins, external flash interface pins, JTAG interface pins, and other pins.
Table 8. Configuration Interface Pins
Pin Name
Pin Type
Description
DATA[7..0]
Output
Configuration data output bus. DATA changes on each falling edge of DCLK . DATA
is latched into the FPGA on the rising edge of DCLK.
DCLK
Output
The DCLK output pin from the EPC device serves as the FPGA configuration clock.
DATA
is latched by the FPGA on the rising edge of DCLK.
nCS
Input
The nCS pin is an input to the EPC device and is connected to the FPGA’s
CONF
_DONE signal for error detection after all configuration data is transmitted to
the FPGA. The FPGA will always drive nCS and OE low when nCONFIG is asserted.
This pin contains a programmable internal weak pull-up resistor of 6 K
that can
be disabled or enabled in the Quartus II software through the Disable nCS and
OE pull-ups on configuration device option.
nINIT_CONF
Open-Drain Output
The nINIT_CONF pin can be connected to the nCONFIG pin on the FPGA to
initiate configuration from the EPC device using a private JTAG instruction. This
pin contains an internal weak pull-up resistor of 6K
that is always active. The
INIT
_CONF pin does not need to be connected if its functionality is not used. If
n
INIT
_CONF is not used, nCONFIG must be pulled to VCC either directly or
through a pull-up resistor.
OE
Open-Drain
Bidirectional
This pin is driven low when POR is not complete. A user-selectable 2-ms or
100-ms counter holds off the release of OE during initial power up to permit
voltage levels to stabilize. POR time can be extended by externally holding OE low.
OE
is connected to the FPGA nSTATUS signal. After the EPC device controller
releases OE, it waits for the nSTATUS-OE line to go high before starting the FPGA
configuration process. This pin contains a programmable internal weak pull-up
resistor of 6 K
that can be disabled or enabled in the Quartus II software
through the Disable nCS and OE pull-ups on configuration device option.
相關(guān)PDF資料
PDF描述
V24C48H100BL CONVERTER MOD DC/DC 48V 100W
XCF01SVO20C IC PROM IN SYST PRG 3.3V 20TSSOP
HSC36DREH-S93 CONN EDGECARD 72POS .100 EYELET
EBM15DCCS CONN EDGECARD 30POS R/A .156 SLD
EPC2TC32N IC CONFIG DEVICE 1.6MBIT 32-TQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EPC4QI100 功能描述:FPGA-配置存儲(chǔ)器 IC - Ser. Config Mem Flash 4Mb 66 MHz RoHS:否 制造商:Altera Corporation 存儲(chǔ)類(lèi)型:Flash 存儲(chǔ)容量:1.6 Mbit 工作頻率:10 MHz 電源電壓-最大:5.25 V 電源電壓-最小:3 V 電源電流:50 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PLCC-20
EPC4QI100N 功能描述:FPGA-配置存儲(chǔ)器 IC - Ser. Config Mem Flash 4Mb 66 MHz RoHS:否 制造商:Altera Corporation 存儲(chǔ)類(lèi)型:Flash 存儲(chǔ)容量:1.6 Mbit 工作頻率:10 MHz 電源電壓-最大:5.25 V 電源電壓-最小:3 V 電源電流:50 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PLCC-20
EPC4XXX 制造商:ALTERA 制造商全稱(chēng):Altera Corporation 功能描述:2. Enhanced Configuration Devices (EPC4, EPC8 & EPC16) Data Sheet
EPC50C605 制造商:Rochester Electronics LLC 功能描述:- Bulk
EPC-525-0.5 制造商:EPIGAP 制造商全稱(chēng):EPIGAP 功能描述:Photodiode-Chip
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*