tCGENR 0.1 ns
鍙冩暩璩囨枡
鍨嬭櫉锛� EPF10K30EFC256-3
寤犲晢锛� Altera
鏂囦欢闋佹暩锛� 86/100闋�
鏂囦欢澶�?銆�?/td> 0K
鎻忚堪锛� IC FLEX 10KE FPGA 30K 256-FBGA
鐢㈠搧鍩硅〒妯″锛� Three Reasons to Use FPGA's in Industrial Designs
妯欐簴鍖呰锛� 90
绯诲垪锛� FLEX-10KE®
LAB/CLB鏁革細 216
閭忚集鍏冧欢/鍠厓鏁革細 1728
RAM 浣嶇附瑷堬細 24576
杓稿叆/杓稿嚭鏁革細 176
闁€鏁革細 119000
闆绘簮闆诲锛� 2.375 V ~ 2.625 V
瀹夎椤炲瀷锛� 琛ㄩ潰璨艰
宸ヤ綔婧害锛� 0°C ~ 85°C
灏佽/澶栨锛� 256-BGA
渚涙噳鍟嗚ō鍌欏皝瑁濓細 256-FBGA锛�17x17锛�
鍏跺畠鍚嶇ū锛� 544-2223
86
Altera Corporation
FLEX 10KE Embedded Programmable Logic Devices Data Sheet
tCGENR
0.1
ns
tCASC
0.5
0.8
1.0
ns
tC
0.5
0.6
0.8
ns
tCO
0.6
0.7
ns
tCOMB
0.3
0.4
0.5
ns
tSU
0.5
0.6
0.7
ns
tH
0.5
0.6
0.8
ns
tPRE
0.4
0.5
0.7
ns
tCLR
0.8
1.0
1.2
ns
tCH
2.0
2.5
3.0
ns
tCL
2.0
2.5
3.0
ns
Table 67. EPF10K50S Device IOE Timing Microparameters
Symbol
-1 Speed Grade
-2 Speed Grade
-3 Speed Grade
Unit
Min
Max
Min
Max
Min
Max
tIOD
1.3
1.9
ns
tIOC
0.3
0.4
ns
tIOCO
1.7
2.1
2.6
ns
tIOCOMB
0.5
0.6
0.8
ns
tIOSU
0.8
1.0
1.3
ns
tIOH
0.4
0.5
0.6
ns
tIOCLR
0.2
0.4
ns
tOD1
1.2
1.9
ns
tOD2
0.7
0.8
1.7
ns
tOD3
2.7
3.0
4.3
ns
tXZ
4.7
5.7
7.5
ns
tZX1
4.7
5.7
7.5
ns
tZX2
4.2
5.3
7.3
ns
tZX3
6.2
7.5
9.9
ns
tINREG
3.5
4.2
5.6
ns
tIOFD
1.1
1.3
1.8
ns
tINCOMB
1.1
1.3
1.8
ns
Table 66. EPF10K50S Device LE Timing Microparameters (Part 2 of 2)
Note (1)
Symbol
-1 Speed Grade
-2 Speed Grade
-3 Speed Grade
Unit
Min
Max
Min
Max
Min
Max
鐩搁棞PDF璩囨枡
PDF鎻忚堪
APA075-TQG144I IC FPGA PROASIC+ 75K 144-TQFP
APA075-TQ144I IC FPGA PROASIC+ 75K 144-TQFP
ABC43DRYH-S93 CONN EDGECARD 86POS DIP .100 SLD
A42MX09-PLG84A IC FPGA MX SGL CHIP 14K 84-PLCC
ESC65DRTS-S734 CONN EDGECARD 130PS DIP .100 SLD
鐩搁棞浠g悊鍟�/鎶€琛撳弮鏁�
鍙冩暩鎻忚堪
EPF10K30EFC256-3DX 鍒堕€犲晢:鏈煡寤犲 鍒堕€犲晢鍏ㄧū:鏈煡寤犲 鍔熻兘鎻忚堪:ASIC
EPF10K30EFC256-3N 鍔熻兘鎻忚堪:FPGA - 鐝惧牬鍙法绋嬮杸闄e垪 FPGA - Flex 10K 216 LABs 176 IOs RoHS:鍚� 鍒堕€犲晢:Altera Corporation 绯诲垪:Cyclone V E 鏌垫サ鏁搁噺: 閭忚集濉婃暩閲�:943 鍏у祵寮忓RAM - EBR:1956 kbit 杓稿叆/杓稿嚭绔暩閲�:128 鏈€澶у伐浣滈牷鐜�:800 MHz 宸ヤ綔闆绘簮闆诲:1.1 V 鏈€澶у伐浣滄韩搴�:+ 70 C 瀹夎棰ㄦ牸:SMD/SMT 灏佽 / 绠遍珨:FBGA-256
EPF10K30EFC484-1 鍔熻兘鎻忚堪:FPGA - 鐝惧牬鍙法绋嬮杸闄e垪 FPGA - Flex 10K 216 LABs 220 IOs RoHS:鍚� 鍒堕€犲晢:Altera Corporation 绯诲垪:Cyclone V E 鏌垫サ鏁搁噺: 閭忚集濉婃暩閲�:943 鍏у祵寮忓RAM - EBR:1956 kbit 杓稿叆/杓稿嚭绔暩閲�:128 鏈€澶у伐浣滈牷鐜�:800 MHz 宸ヤ綔闆绘簮闆诲:1.1 V 鏈€澶у伐浣滄韩搴�:+ 70 C 瀹夎棰ㄦ牸:SMD/SMT 灏佽 / 绠遍珨:FBGA-256
EPF10K30EFC484-1DX 鍒堕€犲晢:鏈煡寤犲 鍒堕€犲晢鍏ㄧū:鏈煡寤犲 鍔熻兘鎻忚堪:ASIC
EPF10K30EFC484-1X 鍔熻兘鎻忚堪:FPGA - 鐝惧牬鍙法绋嬮杸闄e垪 FPGA - Flex 10K 216 LABs 220 IOs RoHS:鍚� 鍒堕€犲晢:Altera Corporation 绯诲垪:Cyclone V E 鏌垫サ鏁搁噺: 閭忚集濉婃暩閲�:943 鍏у祵寮忓RAM - EBR:1956 kbit 杓稿叆/杓稿嚭绔暩閲�:128 鏈€澶у伐浣滈牷鐜�:800 MHz 宸ヤ綔闆绘簮闆诲:1.1 V 鏈€澶у伐浣滄韩搴�:+ 70 C 瀹夎棰ㄦ牸:SMD/SMT 灏佽 / 绠遍珨:FBGA-256