參數(shù)資料
型號: EPF10K70RC240-3
廠商: Altera
文件頁數(shù): 60/128頁
文件大小: 0K
描述: IC FLEX 10K FPGA 70K 240-RQFP
產(chǎn)品培訓模塊: Three Reasons to Use FPGA's in Industrial Designs
產(chǎn)品變化通告: Package Change 30/Jun/2010
標準包裝: 24
系列: FLEX-10K®
LAB/CLB數(shù): 468
邏輯元件/單元數(shù): 3744
RAM 位總計: 18432
輸入/輸出數(shù): 189
門數(shù): 118000
電源電壓: 4.75 V ~ 5.25 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 240-BFQFP 裸露焊盤
供應商設(shè)備封裝: 240-RQFP(32x32)
其它名稱: 544-2243
Altera Corporation
37
FLEX 10K Embedded Programmable Logic Device Family Data Sheet
ClockLock &
ClockBoost
Features
To support high-speed designs, selected FLEX 10K devices offer optional
ClockLock and ClockBoost circuitry containing a phase-locked loop (PLL)
that is used to increase design speed and reduce resource usage. The
ClockLock circuitry uses a synchronizing PLL that reduces the clock delay
and skew within a device. This reduction minimizes clock-to-output and
setup times while maintaining zero hold times. The ClockBoost circuitry,
which provides a clock multiplier, allows the designer to enhance device
area efficiency by sharing resources within the device. The ClockBoost
feature allows the designer to distribute a low-speed clock and multiply
that clock on-device. Combined, the ClockLock and ClockBoost features
provide significant improvements in system performance and
bandwidth.
The ClockLock and ClockBoost features in FLEX 10K devices are enabled
through the Altera software. External devices are not required to use these
features. The output of the ClockLock and ClockBoost circuits is not
available at any of the device pins.
The ClockLock and ClockBoost circuitry locks onto the rising edge of the
incoming clock. The circuit output can only drive the clock inputs of
registers; the generated clock cannot be gated or inverted.
The dedicated clock pin (GCLK1) supplies the clock to the ClockLock and
ClockBoost circuitry. When the dedicated clock pin is driving the
ClockLock or ClockBoost circuitry, it cannot drive elsewhere in the device.
In designs that require both a multiplied and non-multiplied clock, the
clock trace on the board can be connected to GCLK1. With the Altera
software, GCLK1 can feed both the ClockLock and ClockBoost circuitry in
the FLEX 10K device. However, when both circuits are used, the other
clock pin (GCLK0) cannot be used. Figure 17 shows a block diagram of
how to enable both the ClockLock and ClockBoost circuits in the Altera
software. The example shown is a schematic, but a similar approach
applies for designs created in AHDL, VHDL, and Verilog HDL. When the
ClockLock and ClockBoost circuits are used simultaneously, the input
frequency parameter must be the same for both circuits. In Figure 17, the
input frequency must meet the requirements specified when the
ClockBoost multiplication factor is two.
相關(guān)PDF資料
PDF描述
EP4CGX150DF31C7 IC CYCLONE IV FPGA 150K 896FBGA
AGLE3000V5-FG484 IC FPGA 1KB FLASH 3M 484-FBGA
ABC65DRTN-S734 CONN EDGECARD 130PS DIP .100 SLD
IDT70V659S12DR IC SRAM 4MBIT 12NS 208QFP
IDT70V631S12PRF IC SRAM 4MBIT 12NS 128TQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EPF10K70RC240-3N 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Flex 10K 468 LABs 189 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EPF10K70RC240-4 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Flex 10K 468 LABs 189 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EPF10K70RC240-4N 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Flex 10K 468 LABs 189 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EPF15A 制造商:CAD Professional Microphones 功能描述:On 15 Gooseneck Windscreen Pop Filter 制造商:CAD PROFESSIONAL MICROPHONES 功能描述:WINDSCREEN POP FILTER ON 15 GOOSENECK
EPF2 制造商:IMO Precision Controls Ltd 功能描述:END PLATE FUSED TERM 制造商:IMO PRECISION CONTROLS 功能描述:END PLATE, FUSED TERM 制造商:IMO Precision Controls Ltd 功能描述:END PLATE, FUSED TERM; Series:ERF; Accessory Type:End Plate; For Use With:ERF Series Terminal Blocks; SVHC:No SVHC (19-Dec-2012); Colour:Beige; External Depth:1.5mm