Notes to tables: (1) See the Operating Requirements for Altera D" />
參數(shù)資料
型號: EPF6016AQC208-2
廠商: Altera
文件頁數(shù): 28/52頁
文件大?。?/td> 0K
描述: IC FLEX 6000 FPGA 16K 208-PQFP
產(chǎn)品培訓模塊: Three Reasons to Use FPGA's in Industrial Designs
標準包裝: 144
系列: FLEX 6000
LAB/CLB數(shù): 132
邏輯元件/單元數(shù): 1320
輸入/輸出數(shù): 171
門數(shù): 16000
電源電壓: 3 V ~ 3.6 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 208-BFQFP
供應商設備封裝: 208-PQFP(28x28)
產(chǎn)品目錄頁面: 602 (CN2011-ZH PDF)
其它名稱: 544-1272
34
Altera Corporation
FLEX 6000 Programmable Logic Device Family Data Sheet
Notes to tables:
(1)
(2)
The minimum DC input voltage is –0.5 V. During transitions, the inputs may undershoot to –2.0 V or overshoot to
5.75 V for input currents less than 100 mA and periods shorter than 20 ns.
(3)
Numbers in parentheses are for industrial-temperature-range devices.
(4)
Maximum VCC rise time is 100 ms. VCC must rise monotonically.
(5)
Typical values are for TA = 25° C and VCC = 3.3 V.
(6)
These values are specified under Table 16 on page 33.
(7)
The IOH parameter refers to high-level TTL or CMOS output current.
(8)
The IOL parameter refers to low-level TTL, PCI, or CMOS output current. This parameter applies to open-drain pins
as well as output pins.
(9)
Capacitance is sample-tested only.
Table 17. FLEX 6000 3.3-V Device DC Operating Conditions
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
VIH
High-level input voltage
1.7
5.75
V
VIL
Low-level input voltage
–0.5
0.8
V
VOH
3.3-V high-level TTL output
voltage
IOH = –8 mA DC, VCCIO = 3.00 V (7)
2.4
V
3.3-V high-level CMOS output
voltage
IOH = –0.1 mA DC, VCCIO = 3.00 V (7)
VCCIO –0.2
V
2.5-V high-level output voltage
IOH = –100 A DC, VCCIO = 2.30 V (7)
2.1
V
IOH = –1 mA DC, VCCIO = 2.30 V (7)
2.0
V
IOH = –2 mA DC, VCCIO = 2.30 V (7)
1.7
V
VOL
3.3-V low-level TTL output
voltage
IOL = 8 mA DC, VCCIO = 3.00 V (8)
0.45
V
3.3-V low-level CMOS output
voltage
IOL = 0.1 mA DC, VCCIO = 3.00 V (8)
0.2
V
2.5-V low-level output voltage
IOL = 100 A DC, VCCIO = 2.30 V (8)
0.2
V
IOL = 1 mA DC, VCCIO = 2.30 V (8)
0.4
V
IOL = 2 mA DC, VCCIO = 2.30 V (8)
0.7
V
II
Input pin leakage current
VI = 5.3 V to ground (8)
–10
10
A
IOZ
Tri-stated I/O pin leakage current VO = 5.3 V to ground (8)
–10
10
A
ICC0
VCC supply current (standby)
VI = ground, no load
0.5
5
mA
Table 18. FLEX 6000 3.3-V Device Capacitance
Symbol
Parameter
Conditions
Min
Max
Unit
CIN
Input capacitance for I/O pin
VIN = 0 V, f = 1.0 MHz
8pF
CINCLK
Input capacitance for dedicated input VIN = 0 V, f = 1.0 MHz
12
pF
COUT
Output capacitance
VOUT = 0 V, f = 1.0 MHz
8pF
相關PDF資料
PDF描述
VI-BND-CY-F3 CONVERTER MOD DC/DC 85V 50W
CAT3649HV3-GT2 IC LED DVR QUAD 6CH 16TQFN
VJ1206A750JBAAT4X CAP CER 75PF 50V 5% NP0 1206
GMC49DRAS CONN EDGECARD 98POS R/A .100 SLD
GBC05DRXS-S734 CONN EDGECARD 10POS DIP .100 SLD
相關代理商/技術參數(shù)
參數(shù)描述
EPF6016AQC208-2N 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Flex 6000 132 LABs 171 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EPF6016AQC208-3 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Flex 6000 132 LABs 171 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EPF6016AQC208-3N 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Flex 6000 132 LABs 171 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EPF6016AQI208-2 功能描述:IC FLEX 6000 FPGA 16K 208-PQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:FLEX 6000 產(chǎn)品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標準包裝:24 系列:XC4000E/X LAB/CLB數(shù):100 邏輯元件/單元數(shù):238 RAM 位總計:3200 輸入/輸出數(shù):80 門數(shù):3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應商設備封裝:120-CPGA(34.55x34.55)
EPF6016AQI2083 制造商:ALTERA 功能描述:New