參數(shù)資料
型號(hào)： EPM7032TC44-15
廠商： Altera
文件頁(yè)數(shù)： 6/66頁(yè)
文件大小： 0K
描述： IC MAX 7000 CPLD 32 44-TQFP
產(chǎn)品變化通告： MAX 7000 Series Obsolescence 08/Jun/2009
標(biāo)準(zhǔn)包裝： 160
系列： MAX® 7000
可編程類(lèi)型： 系統(tǒng)內(nèi)可編程
最大延遲時(shí)間 tpd(1)： 15.0ns
電壓電源 - 內(nèi)部： 4.75 V ~ 5.25 V
邏輯元件/邏輯塊數(shù)目： 2
宏單元數(shù)： 32
門(mén)數(shù)： 600
輸入/輸出數(shù)： 36
工作溫度： 0°C ~ 70°C
安裝類(lèi)型： 表面貼裝
封裝/外殼： 44-TQFP
供應(yīng)商設(shè)備封裝： 44-TQFP（10x10）
包裝： 托盤(pán)
其它名稱： 544-2294
14
Altera Corporation
MAX 7000 Programmable Logic Device Family Data Sheet
Programmable Interconnect Array
Logic is routed between LABs via the programmable interconnect array
(PIA). This global bus is a programmable path that connects any signal
source to any destination on the device. All MAX 7000 dedicated inputs,
I/O pins, and macrocell outputs feed the PIA, which makes the signals
available throughout the entire device. Only the signals required by each
LAB are actually routed from the PIA into the LAB. Figure 7 shows how
the PIA signals are routed into the LAB. An EEPROM cell controls one
input to a 2-input AND gate, which selects a PIA signal to drive into the
LAB.
Figure 7. PIA Routing
While the routing delays of channel-based routing schemes in masked or
FPGAs are cumulative, variable, and path-dependent, the MAX 7000 PIA
has a fixed delay. The PIA thus eliminates skew between signals and
makes timing performance easy to predict.
I/O Control Blocks
The I/O control block allows each I/O pin to be individually configured
for input, output, or bidirectional operation. All I/O pins have a tri-state
buffer that is individually controlled by one of the global output enable
signals or directly connected to ground or VCC. Figure 8 shows the I/O
control block for the MAX 7000 family. The I/O control block of EPM7032,
EPM7064, and EPM7096 devices has two global output enable signals that
are driven by two dedicated active-low output enable pins (OE1 and OE2).
The I/O control block of MAX 7000E and MAX 7000S devices has six
global output enable signals that are driven by the true or complement of
two output enable signals, a subset of the I/O pins, or a subset of the I/O
macrocells.
To LAB
PIA Signals
相關(guān)PDF資料
PDF描述
VI-B0W-CY-F2 CONVERTER MOD DC/DC 5.5V 50W
VI-B0W-CY-F1 CONVERTER MOD DC/DC 5.5V 50W
M5LV-384/120-6YC IC CPLD 384MC 120I/O 160PQFP
TPSB225M025R0900 CAP TANT 2.2UF 25V 20% 1210
172-E50-213R011 CONN DB50 FEMALE SLD DIP NKL
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EPM7032TC44-6 制造商:Altera Corporation 功能描述:IC MAX 44TQFP 制造商:Altera Corporation 功能描述:IC CPLD 32MC 6NS 44TQFP
EPM7032TC44-7 制造商:Altera Corporation 功能描述:IC MAX 44TQFP 制造商:Altera Corporation 功能描述:IC CPLD 32MC 7.5NS 44TQFP
EPM7032TI44-15 制造商:Altera Corporation 功能描述:IC MAX 44TQFP 制造商:Altera Corporation 功能描述:IC CPLD 32MC 15NS 44TQFP
EPM7032V 制造商:未知廠家 制造商全稱:未知廠家 功能描述:
EPM7032VLC44-12 制造商:Rochester Electronics LLC 功能描述:- Bulk
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*