- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16462 > EVAL-AD1940AZ (Analog Devices Inc)BOARD EVAL AD1940 SIGMADSP PDF資料下載
參數(shù)資料
| 型號： | EVAL-AD1940AZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 5/36頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL AD1940 SIGMADSP |
| 標準包裝： | 1 |
| 系列： | SigmaDSP® |
| 主要目的： | 音頻，音頻處理 |
| 嵌入式： | 是，DSP |
| 已用 IC / 零件： | AD1940 |
| 主要屬性： | 單芯片多通道 28/56 位音頻 DSP |
| 次要屬性： | 均衡，交叉，低音增強，多頻帶動態(tài)處理，延遲等 |
| 已供物品： | 板 |
第1頁第2頁第3頁第4頁當前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
AD1940/AD1941
Rev. B | Page 13 of
36
I2C_FILT_ENB (AD1941)
I2C Spike Filter Enable/Disable. This enables (active low) the I2C
spike filter, which is used to prevent noise or glitches on the I2C
bus from improperly affecting the AD1941.
ADR_SEL
Address Select. This pin selects the address for the AD1940/
AD1941’s communication with the control port. This allows
two AD1940s to be used with a single CLATCH signal or two
AD1941s to be used on the same I2C bus.
RESETB
Active-Low Reset Signal. After RESETB goes high, the
AD1940/AD1941 goes through an initialization sequence where
the program and parameter RAMs are initialized with the
contents of the on-board boot ROMs. All registers are set to 0,
and the data RAMs are also set to 0. The initialization is com-
plete after 8,192 internal MCLK cycles (referenced to the rising
edge of RESETB), which corresponds to 1,366 external MCLK
cycles if the part is in 256 × fS mode. New values should not be
written to the control port until the initialization is complete.
VREF
Voltage Reference for Regulator. This pin is driven by an
internal 1.15 V reference voltage.
VDRIVE
Drive for External Transistor. The base of the voltage regulator’s
external PNP transistor is driven from this pin.
VSENSE
Digital Power Level. The voltage level on the VDD pins is
sensed on VSENSE. VSENSE should be tied to VDD.
VSUPPLY
Main Supply Voltage Level. This pin is tied to the board’s main
voltage supply. This is usually 3.3 V or 5 V.
VDD (4)
Digital VDD for Core. 2.5 V nominal.
GND (4)
Digital Ground.
PLL_VDD
Supply for AD1940/AD1941 PLL. 2.5 V nominal.
PLL_GND
PLL Ground.
ODVDD (3)
VDD for All Digital Outputs. The high levels of the digital
output signals are set on this pin. The voltage can range from
2.5 V to 5.0 V.
INVDD
Peak Input Voltage Level. The highest voltage level that the
input pin sees should be connected to INVDD. This is to
protect the chip inputs from voltage overstress. The voltage on
this pin must always be at or above the level of ODVDD.
相關PDF資料 |
PDF描述 |
|---|---|
| 6278128-6 | MT-RJ/MT-RJ 6M1 C/A |
| 1-1906054-0 | CA 2MM OFNR 62.5/125,LC SEC GRE |
| M3DRK-1006J | IDC CABLE - MKR10K/MC10G/MPR10K |
| VE-20J-EX | CONVERTER MOD DC/DC 36V 75W |
| RNF-100-1-GY-SP | HEAT SHRINK TUBING |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD1940EB | 制造商:Analog Devices 功能描述:DEV TOOLS, SIGMADSPTM MULTICH 28BIT AUD PROCESSOR - Bulk |
| EVAL-AD1940MINIB | 制造商:Analog Devices 功能描述:SIGMADSP EVAL BD - Bulk 制造商:Rochester Electronics LLC 功能描述: |
| EVAL-AD1940MINIBZ | 功能描述:BOARD EVAL AD1940 MINI SIGMADSP RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:SigmaDSP® 標準包裝:1 系列:PSoC® 主要目的:電源管理，熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板，CD，電源 |
| EVAL-AD1941EB | 制造商:Analog Devices 功能描述:EVAL BD SIGMADSPMULTICHANAUDIO PROCESSOR - Bulk |
| EVAL-AD1953EB | 制造商:Analog Devices 功能描述:EVAL BRD FOR 3 CH 24 BIT SIG-PROCESS DAC - Bulk 制造商:Analog Devices 功能描述:EVALUATION KIT ((NS)) |
發(fā)布緊急采購，3分鐘左右您將得到回復。