- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16568 > EVAL-AD2S1205SDZ (Analog Devices Inc)BOARD EVAL FOR AD2S1205 PDF資料下載
參數(shù)資料
| 型號： | EVAL-AD2S1205SDZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 9/20頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL FOR AD2S1205 |
| 標準包裝： | 1 |
| 主要目的： | 接口，旋轉(zhuǎn)變壓至數(shù)字 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | AD2S1205 |
| 主要屬性： | 12 位分辨率，最大 1250 rps 或 1024 脈沖/反向 |
| 已供物品： | 板 |
AD2S1205
Rev. A | Page 17 of 20
CIRCUIT DYNAMICS
LOOP RESPONSE MODEL
0
63
39
-01
1
ERROR
(ACCELERATION)
–
θIN
θOUT
VELOCITY
k1 × k2
1 – z–1
1 – bz–1
1 – z–1
c
1 – az–1
c
Sin/Cos LOOKUP
Figure 11. RDC System Response Block Diagram
The RDC is a mixed-signal device that uses two ADCs to
digitize signals from the resolver and a Type II tracking loop
to convert these to digital position and velocity words.
The first gain stage consists of the ADC gain on the Sin/Cos
inputs and the gain of the error signal into the first integrator.
The first integrator generates a signal proportional to velocity.
The compensation filter contains a pole and a zero that are used
to provide phase margin and reduce high frequency noise gain.
The second integrator is the same as the first and generates the
position output from the velocity signal. The Sin/Cos lookup has
unity gain. The values for each section are as follows:
ADC gain parameter (k1NOM = 1.8/2.5)
)
V
(
)
V
(
p
REF
IN
V
k2 =
(12)
Error gain parameter
π
×
=
2
10
18
6
k2
(13)
Compensator zero coefficient
4096
4095
=
a
(14)
Compensator pole coefficient
4096
4085
=
b
(15)
Integrator gain parameter
000
,
096
,
4
1
=
c
(16)
INT1 and INT2 transfer function
1
)
(
=
z
c
z
I
(17)
Compensation filter transfer function
1
)
(
=
bz
az
z
C
(18)
R2D open-loop transfer function
)
(
)
(
)
(
2
z
C
z
I
k2
k1
z
G
×
=
(19)
R2D closed-loop transfer function
)
(
1
)
(
)
(
z
G
z
G
z
H
+
=
(20)
The closed-loop magnitude and phase responses are that of a
To convert G(z) into the s-plane, an inverse bilinear transfor-
mation is performed by substituting the following equation
for z:
s
t
s
t
z
+
=
2
(21)
where t is the sampling period (1/4.096 MHz ≈ 244 ns).
Substitution yields the open-loop transfer function G(s).
)
1
(
2
)
1
(
1
)
1
(
2
)
1
(
1
4
1
)
1
(
)
(
2
b
t
s
a
t
s
t
s
st
b
a
k2
k1
s
G
+
×
+
+
×
+
×
+
×
×
=
(22)
This transformation produces the best matching at low frequencies
(f < fSAMPLE). At such frequencies (within the closed-loop bandwidth
of the AD2S1205), the transfer function can be simplified to
2
1
2
1
)
(
st
s
K
s
G
a
+
×
(23)
where:
b
a
k2
k1
K
b
t
a
t
a
×
=
+
=
+
=
)
1
(
)
1
(
2
)
1
(
)
1
(
2
)
1
(
2
1
Solving for each value gives t1 = 1 ms, t2 = 90 μs, and Ka ≈ 7.4 ×
106 s2. Note that the closed-loop response is described as
)
(
1
)
(
)
(
s
G
s
G
s
H
+
=
(24)
By converting the calculation to the s-domain, it is possible to
quantify the open-loop dc gain (Ka). This value is useful to
calculate the acceleration error of the loop (see the Sources of
Error section).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EBM25DCCI-S189 | CONN EDGECARD 50POS R/A .156 SLD |
| RCC15DCMT-S288 | CONN EDGECARD 30POS .100 EXTEND |
| EMM06DTMT-S189 | CONN EDGECARD 12POS R/A .156 SLD |
| L-14C12NKV4T | CER INDUCTOR 12NH 0603 |
| GBC10DRAN-S734 | CONN EDGECARD 20POS .100 R/A SLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD2S1210EDZ | 功能描述:BOARD EVAL AD2S1210 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標準包裝:1 系列:PSoC® 主要目的:電源管理，熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板，CD，電源 |
| EVAL-AD4001FMCZ | 功能描述:EVAL BOARD FOR AD4001 制造商:analog devices inc. 系列:- 零件狀態(tài):在售 A/D 轉(zhuǎn)換器數(shù):1 位數(shù):16 采樣率（每秒）:2M 數(shù)據(jù)接口:SPI，DSP 輸入范圍:±VREF 不同條件下的功率（典型值）:20mW @ 2MSPS 使用的 IC/零件:AD4001 所含物品:板，電源 標準包裝:1 |
| EVAL-AD421EB | 制造商:AD 制造商全稱:Analog Devices 功能描述:Loop-Powered 4 mA to 20 mA DAC |
| EVAL-AD5025EBZ | 制造商:AD 制造商全稱:Analog Devices 功能描述:Fully Accurate 12-/14-/16-Bit VOUT DAC SPI Interface 2.7 V to 5.5 V in a TSSOP |
| EVAL-AD5045EBZ | 制造商:AD 制造商全稱:Analog Devices 功能描述:Fully Accurate 12-/14-/16-Bit VOUT DAC SPI Interface 2.7 V to 5.5 V in a TSSOP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。