AD5233
Rev. B | Page 4 of 32
Parameter
Symbol
Conditions
Min
Max
Unit
POWER SUPPLIES
Single-Supply Power Range
VDD
VSS = 0 V
2.7
5.5
V
Dual-Supply Power Range
VDD/VSS
±2.5
±2.75
V
Positive Supply Current
IDD
VIH = VDD or VIL = GND
3.5
10
μA
Negative Supply Current
ISS
VIH = VDD or VIL = GND,
VDD = 2.5 V, VSS = 2.5 V
0.55
10
μA
EEMEM Store Mode Current
IDD (store)
VIH = VDD or VIL = GND,
VSS = 0, ISS
≈ 0
40
mA
ISS (store)
VDD = 2.5 V, VSS = 2.5 V
40
mA
EEMEM Restore Mode Curr
ent7IDD (restore)
VIH = VDD or VIL = GND,
VSS = GND, ISS
≈ 0
0.3
3
9
mA
ISS (restore)
VDD = 2.5 V, VSS = 2.5 V
0.3
3
9
mA
PDISS
VIH = VDD or VIL = GND
0.018
0.05
mW
PSS
VDD = 5 V ± 10%
0.002
0.01
%/%
Bandwidth
BW
3 dB, RAB = 10 kΩ/50 kΩ/100 kΩ
630/135/66
kHz
Total Harmonic Distortion
THDW
VA = 1 V rms, VB = 0 V, f = 1 kHz,
RAB = 10 kΩ
0.04
%
VA = 1 V rms, VB = 0 V, f = 1 kHz,
RAB = 50 kΩ, 100 kΩ
0.015
%
VW Settling Time
tS
VA = VDD, VB = 0 V,
VW = 0.50% error band,
Code 0x000 to Code 0x200
for RAB = 10 kΩ/50 kΩ/100 kΩ
0.6/2.2/3.8
μs
Resistor Noise Voltage
eN_WB
RWB = 5 kΩ, f = 1 kHz
9
nV/√Hz
Crosstalk (CW1/CW2)
CT
VA = VDD, VB = 0 V, measure VW
with adjacent RDAC making
the full-scale code change
1
nV/sec
Analog Crosstalk (CW1/CW2)
CTA
VDD = VA1 = +2.5 V,
VSS = VB1 = 2.5 V,
measure VW1 with VW2 = 5 V p-p
@ f = 10 kHz, Code 1 = 0x20,
Code 2 = 0x3F, RAB = 10 kΩ/
50 kΩ/100 kΩ
86/73/68
dB
1 Typicals represent average readings at 25°C and VDD = 5 V.
2 Resistor position nonlinearity error (R-INL) is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper
positions. R-DNL measures the relative step change from ideal between successive tap positions. IW > 50 μA @ VDD = 2.7 V for the RAB = 10 kΩ version, IW > 50 μA for the
RAB = 50 kΩ, and IW > 25 μA for the RAB = 100 kΩ version (see Figure 25). 3 INL and DNL are measured at VW with the RDAC configured as a potentiometer divider similar to a voltage output ADC. VA = VDD and VB = VSS. DNL specification limits of
1 LSB minimum are guaranteed monotonic operating conditions (see
Figure 26).4 Resistor Terminal A, Resistor Terminal B, and Resistor Terminal W have no limitations on polarity with respect to each other. Dual-supply operation enables ground-
referenced bipolar signal adjustment.
5 Guaranteed by design and not subject to production test.
6 Common-mode leakage current is a measure of the dc leakage from Terminal B and Terminal W to a common-mode bias level of VDD/2.
7 EEMEM restore mode current is not continuous. Current is consumed while EEMEM locations are read and transferred to the RDAC register (see Figure 22). To minimize power dissipation, a NOP instruction should be issued immediately after Instruction 1 (0x1).
8 Power dissipation is calculated by PDISS = (IDD × VDD) + (ISS × VSS).
9 All dynamic characteristics use VDD = 2.5 V and VSS = 2.5 V.