參數(shù)資料
型號: EVAL-AD5263EBZ
廠商: Analog Devices Inc
文件頁數(shù): 23/28頁
文件大?。?/td> 0K
描述: BOARD EVAL AD5263
標準包裝: 1
主要目的: 數(shù)字電位器
嵌入式:
已用 IC / 零件: AD5263
主要屬性: 4 通道,256 位置
次要屬性: I²C & SPI 接口
已供物品:
AD5263
Data Sheet
Rev. F | Page 4 of 28
Parameter
Symbol
Conditions
Min
Typ1
Max
Unit
POWER SUPPLIES
Logic Supply8
V
L
2.7
5.5
V
Power Single-Supply Range
V
DD RANGE
V
SS = 0 V
4.5
16.5
V
Power Dual-Supply Range
V
DD/SS RANGE
±4.5
±7.5
V
Logic Supply Current9
I
L
V
L = +5 V
25
60
A
Positive Supply Current
I
DD
V
IH = +5 V or VIL = 0 V
1
A
Negative Supply Current
I
SS
V
SS = –5 V
1
A
Power Dissipation10
P
DISS
V
IH = +5 V or VIL = 0 V, VDD =
+5 V, V
SS = –5 V
0.6
mW
Power Supply Sensitivity
PSS
V
DD = +5 V ± 10%
0.002
0.01
%/%
DYNAMIC CHARACTERISTICS6, 11
Bandwidth (3 dB)
BW
R
AB = 20 k/50 k/200 k
300/150/35
kHz
Total Harmonic Distortion
THD
W
V
A = 1 V rms, VB = 0 V, f = 1 kHz,
R
AB = 20 k
0.05
%
V
W Settling Time
t
S
V
A = 10 V, VB = 0 V, ±1 LSB error
band
2
s
Resistor Noise Voltage
e
N_WB
R
WB = 10 k, f = 1 kHz, RS = 0
9
nV/√Hz
1 Typicals represent average readings at +25°C and V
DD = +5 V, VSS = 5 V.
2 Resistor position nonlinearity error (R-INL) is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper
positions. R-DNL measures the relative step change from ideal between successive tap positions. Parts are guaranteed monotonic. IW = VDD/R for both VDD = +5 V and
VSS = –5 V.
3 V
AB = VDD, Wiper (VW) = no connect.
4 INL and DNL are measured at V
W with the RDAC configured as a potentiometer divider similar to a voltage output DAC. VA = VDD and VB = 0 V. DNL specification limits
of ±1 LSB maximum are guaranteed monotonic operating conditions.
5 The A, B, and W resistor terminals have no limitations on polarity with respect to each other.
6 Guaranteed by design and not subject to production test.
7 Measured at the Ax terminals. All Ax terminals are open-circuited in shutdown mode.
8 V
L is limited to VDD or 5.5 V, whichever is less.
9 Worst-case supply current consumed when all logic-input levels set at 2.4 V, standard characteristic of CMOS logic.
10 P
DISS is calculated from IDD × VDD. CMOS logic level inputs result in minimum power dissipation.
11 All dynamic characteristics use V
DD = +5 V, VSS = 5 V, VL = +5 V.
12 Settling time depends on value of V
DD, RL, and CL.
相關(guān)PDF資料
PDF描述
MC34702EKR2 IC POWER SUPPLY MCU 3A 32-SOIC
V300B24E150B2 CONVERTER MOD DC/DC 24V 150W
EVAL-ADCMP600BKSZ BOARD EVAL FOR ADCMP600 SC70-5
V300B15E150BL2 CONVERTER MOD DC/DC 15V 150W
EET-UQ2G121HA CAP ALUM 120UF 400V 20% SNAP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-AD5270SDZ 功能描述:BOARD EVAL FOR AD5270 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標準包裝:1 系列:- 主要目的:電信,線路接口單元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板,電源,線纜,CD 其它名稱:82EBV2081
EVAL-AD5272SDZ 功能描述:BOARD EVAL FOR AD5272 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標準包裝:1 系列:- 主要目的:電信,線路接口單元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板,電源,線纜,CD 其它名稱:82EBV2081
EVAL-AD5273DBZ 功能描述:BOARD EVAL FOR AD5273DBZ RoHS:否 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:* 標準包裝:1 系列:- 主要目的:電信,線路接口單元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板,電源,線纜,CD 其它名稱:82EBV2081
EVAL-AD5282EBZ 功能描述:BOARD EVALUATION FOR AD5282 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標準包裝:1 系列:- 主要目的:電信,線路接口單元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板,電源,線纜,CD 其它名稱:82EBV2081
EVAL-AD5290EBZ 功能描述:BOARD EVAL FOR AD5290 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標準包裝:1 系列:- 主要目的:電信,線路接口單元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板,電源,線纜,CD 其它名稱:82EBV2081