參數(shù)資料
型號(hào): EVAL-AD5700-1EBZ
廠商: Analog Devices Inc
文件頁(yè)數(shù): 6/24頁(yè)
文件大?。?/td> 0K
描述: BOARD EVAL HART MODEM AD5700
標(biāo)準(zhǔn)包裝: 1
主要目的: 電信,調(diào)制解調(diào)器
嵌入式:
已用 IC / 零件: AD5700
主要屬性: HART? FSK 半雙工調(diào)制解調(diào)器
已供物品:
AD5700/AD5700-1
Data Sheet
Rev. F | Page 14 of 24
CONNECTING TO HART_OUT
The HART_OUT pin is dc biased to 0.75 V and should be
capacitively coupled to the load. The current consumption
specifications in Table 2 are based on driving a 5 nF load. If
the application requires a larger load value, more current is
required. This value can be calculated from the following
formula:
RMS
LOAD
AD5700
TOTAL
I
+
=
2
1
2
4
mV
500
LOAD
RMS
LOAD
R
C
f
I
+
×
=
π
(1)
where:
IAD5700 is the current drawn by the AD5700/AD5700-1 in
transmit mode as per specifications (see Table 2). Note that the
specifications in Table 2 assume a 5 nF CLOAD.
f is the output frequency (1.2 kHz or 2.2 kHz).
CLOAD is the capacitive load to ground on HART_OUT.
RLOAD is the resistive load on the loop.
When driving a purely capacitive load, the load should be in the
range of 5 nF to 52 nF. See Figure 11 for a typical plot of supply
current vs. capacitive load.
Example
Assume use of an internal reference, and CLOAD = 52 nF.
ICC + IOICC = 140 A maximum (from Table 2
specification)
Note that this is incorporating a 5 nF load.
Therefore, to calculate the load current required to drive the
extra 47 nF, use Equation 1.
Substituting f = 1200 Hz, CLOAD = 47 nF, and RLOAD = 0 into
the formula results in ILOAD of 31.3 A.
If using the crystal oscillator, this adds 60 A maximum (see
Table 2 for conditions).
Thus, the total worst-case current in this example is:
140 A + 31.3 A + 60 A = 231.3 A
If driving a load with a resistive element, it is recommended to
place a 22 nF capacitor to ground at the HART_OUT pin. The
load should be coupled with a 2.2 F series capacitor. For low
impedance devices, the RLOAD range is typically 230 to 600 .
Figure 21. AD5700/AD5700-1 with Resistive Load at HART_OUT
FSK DEMODULATOR
Figure 22. AD5700/AD5700-1 Demodulator Waveform
(Preamble Message 0xFF)
When RTS is logic high, the modulator is disabled and the
demodulator is enabled, that is, the AD5700/AD5700-1 are in
receive mode. A high on CD indicates a valid carrier is detected.
The demodulator accepts an FSK signal at the HART_IN pin
and restores the original modulated signal at the UART
interface digital data output pin, RXD. The combination of the
ADC, digital filtering and digital demodulation results in a
highly accurate output on the RXD pin. The HART bit stream
follows a standard UART frame with a start bit, 8-bit data, one
parity, and a stop bit (see Figure 22).
CONNECTING TO HART_IN OR ADC_IP
The AD5700/AD5700-1 have two filter configuration options:
an external filter (HART signal is applied to ACP_IP) and an
internal filter (HART signal is applied to HART_IN).
The external filter configuration is shown in Figure 23. In this
case, the HART signal is applied to the ADC_IP pin through an
external filter circuit. In safety critical applications, the AD5700/
AD5700-1 must be isolated from the high voltage of the loop
supply. The recommended external band-pass filter includes a
150 k resistor, which limits current to a sufficiently low level
to adhere to intrinsic safety requirements. In this case, the input
has higher transient voltage protection and should, therefore,
not require additional protection circuitry, even in the most
demanding of industrial environments. Assuming the use of a
1% accurate resistor and 10% accurate capacitor components,
the calculated variation in CD trip voltage levels vs. the ideal is
±3.5 mV.
Figure 23. AD5700/AD5700-1 with External Filter on ADC_IP
10435-
018
HART_OUT
2.2F
22nF
RLOAD
10435-
019
STOP
START
8-BIT DATA + PARITY
RXD
HART_IN
10435-
020
HART
NETWORK
150k
1.2M
1F
1.2M
300pF
150pF
HART_OUT
REF
ADC_IP
AD5700/
AD5700-1
相關(guān)PDF資料
PDF描述
CI160808-2N2D INDUCTOR MULTI LAYER CHIP 2.2NH
EVAL-ADG854EBZ BOARD EVAL FOR ADG854
AH293-YL-13 IC HALL FAN CTRLR 400MA SOT89-5
EVAL-AD5273DBZ BOARD EVAL FOR AD5273DBZ
ECM28DCAN-S189 CONN EDGECARD 56POS R/A .156 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-AD5750EBZ 功能描述:BOARD EVAL FOR AD5750 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信,線路接口單元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板,電源,線纜,CD 其它名稱:82EBV2081
EVAL-AD5754REBZ 功能描述:BOARD EVAL FOR AD5754R RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評(píng)估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率(每秒):- 數(shù)據(jù)接口:串行,SPI? 設(shè)置時(shí)間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
EVAL-AD5755-1SDZ 功能描述:BOARD EVAL FOR AD5755-1 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評(píng)估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率(每秒):- 數(shù)據(jù)接口:串行,SPI? 設(shè)置時(shí)間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
EVAL-AD5755SDZ 功能描述:BOARD EVAL FOR AD5755 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評(píng)估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率(每秒):- 數(shù)據(jù)接口:串行,SPI? 設(shè)置時(shí)間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
EVAL-AD5757SDZ 功能描述:BOARD EVAL FOR AD5757 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評(píng)估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率(每秒):- 數(shù)據(jù)接口:串行,SPI? 設(shè)置時(shí)間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581