- 您現(xiàn)在的位置：買賣IC網 > PDF目錄17076 > EVAL-AD5754REBZ (Analog Devices Inc)BOARD EVAL FOR AD5754R PDF資料下載
參數(shù)資料
| 型號： | EVAL-AD5754REBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 15/32頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL FOR AD5754R |
| 標準包裝： | 1 |
| DAC 的數(shù)量： | 4 |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | * |
| 數(shù)據(jù)接口： | 串行 |
| 設置時間： | 10µs |
| DAC 型： | 電壓 |
| 工作溫度： | -40°C ~ 85°C |
| 已供物品： | 板 |
| 已用 IC / 零件： | AD5754 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
AD5724R/AD5734R/AD5754R
Rev. E | Page 22 of 32
LOAD DAC (LDAC)
CONFIGURING THE AD5724R/AD5734R/AD5754R
When the power supplies are applied to the AD5724R/
AD5734R/ AD5754R, the power-on reset circuit ensures that
all registers default to 0. This places all channels and the internal
reference in power-down mode. The DVCC should be brought
high before any of the interface lines are powered. If this is not
done, the first write to the device may be ignored. The first
communication to the AD5724R/AD5734R/AD5754R should
be to set the required output range on all channels (the default
range is the 5 V unipolar range) by writing to the output range
select register. The user should then write to the power-control
register to power-on the required channels and the internal
reference, if required. If an external reference source is being
used, the internal reference must remain in power-down mode.
To program an output value on a channel, that channel must first
be powered up; any writes to a channel while it is in power-down
mode are ignored. The AD5724R/AD5734R/AD5754R operate
with a wide power supply range. It is important that the power
supply applied to the parts provide adequate headroom to support
the chosen output ranges.
After data has been transferred into the input register of the
DACs, there are two ways to update the DAC registers and DAC
outputs. Depending on the status of both SYNC and LDAC, one
of two update modes is selected: individual DAC updating or
simultaneous updating of all DACs.
SYNC
SCLK
VOUTx
DAC
REGISTER
INTERFACE
LOGIC
OUTPUT
AMPLIFIER
LDAC
SDO
SDIN
VREFIN
INPUT
REGISTER
12-/14-/16-BIT
DAC
06
46
5-
0
09
Figure 47. Simplified Diagram of Input Loading Circuitry for One DAC
Individual DAC Updating
TRANSFER FUNCTION
In this mode, LDAC is held low while data is clocked into the
input shift register. The addressed DAC output is updated on
the rising edge of SYNC.
to output voltage for the AD5754R, AD5734R, and AD5724R for
all output voltage ranges. For unipolar output ranges, the data
coding is straight binary. For bipolar output ranges, the data
coding is user selectable via the BIN/2sCOMP pin and can be
either offset binary or twos complement.
Simultaneous Updating of All DACs
In this mode, LDAC is held high while data is clocked into the
input shift register. All DAC outputs are asynchronously updated
by taking LDAC low after SYNC has been taken high. The
update now occurs on the falling edge of LDAC.
For a unipolar output range, the output voltage expression is
given by
ASYNCHRONOUS CLEAR (CLR)
×
=
N
REFIN
OUT
D
Gain
V
2
CLR is an active low clear that allows the outputs to be cleared
to either zero-scale code or midscale code. The clear code value
is user selectable via the CLR select bit of the control register
(see the
section). It is necessary to keep
CLR
low for a minimum amount of time to complete the operation
(see
). When the
CLR signal is returned high, the output
remains at the cleared value until a new value is programmed.
The outputs cannot be updated with a new value while the CLR
pin is low. A clear operation can also be performed via the clear
command in the control register.
For a bipolar output range, the output voltage expression is given by
2
REFIN
N
REFIN
OUT
V
Gain
D
Gain
V
×
×
=
where:
D
is the decimal equivalent of the code loaded to the DAC.
N
is the bit resolution of the DAC.
VREFIN
is the reference voltage applied at the REFIN pin.
Gain
is an internal gain the value of which depends on the
output range selected by the user as shown in Table 7.
Table 7. Internal Gain Values
Output Range (V)
Gain Value
+5
2
+10
4
+10.8
4.32
±5
4
±10
8
±10.8
8.64
相關PDF資料 |
PDF描述 |
|---|---|
| NRS5020T6R8MMGJ | INDUCTOR 6.8UH 1.65A 20% SMD |
| AP2146MPG-13 | IC USB PWR SWITCH .5A DUAL 8MSOP |
| 380LX472M035J012 | CAP ALUM 4700UF 35V 20% SNAP |
| EVAL-AD5443SDZ | BOARD EVAL FOR AD5443 |
| ESA10DTBD | CONN EDGECARD 20POS R/A .125 SLD |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD5755-1SDZ | 功能描述:BOARD EVAL FOR AD5755-1 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉換器 (DAC) 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| EVAL-AD5755SDZ | 功能描述:BOARD EVAL FOR AD5755 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉換器 (DAC) 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| EVAL-AD5757SDZ | 功能描述:BOARD EVAL FOR AD5757 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉換器 (DAC) 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| EVAL-AD5760SDZ | 功能描述:BOARD EVAL FOR AD5760SDZ RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉換器 (DAC) 系列:* 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| EVAL-AD5764EB | 制造商:Analog Devices 功能描述:EVALUATION BOARD FOR QUAD, 16-BIT, HIGH ACCURACY, SERIAL INPUT, BIPOLAR VOLTAGE OUTPUT DAC 制造商:Analog Devices 功能描述:EVALUATION CONTROL BOARD I.C. - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。