- 您現(xiàn)在的位置：買賣IC網 > PDF目錄17052 > EVAL-AD7324CBZ (Analog Devices Inc)BOARD EVALUATION FOR AD7324CBZ PDF資料下載
參數(shù)資料
| 型號： | EVAL-AD7324CBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 11/37頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVALUATION FOR AD7324CBZ |
| 標準包裝： | 1 |
| 系列： | iCMOS® |
| ADC 的數(shù)量： | 1 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 1M |
| 數(shù)據接口： | 串行 |
| 輸入范圍： | ±10 V |
| 在以下條件下的電源（標準）： | 30mW @ 1MSPS |
| 工作溫度： | -40°C ~ 85°C |
| 已用 IC / 零件： | AD7324 |
| 已供物品： | 板 |
| 相關產品： | AD7324BRUZ-REEL-ND - IC ADC 12BIT+SAR 4CHAN 16-TSSOP AD7324BRUZ-REEL7-ND - IC ADC 12BIT+ SAR 4CHAN 16TSSOP AD7324BRUZ-ND - IC ADC 12BIT+ SAR 4CHAN 16TSSOP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁
AD7324
Data Sheet
Rev. B | Page 18 of 36
D
VDD
C2
R1
VIN+
VSS
C1
D
VDD
C2
R1
VIN–
VSS
C1
04864-
024
Figure 30. Equivalent Analog Input Circuit (Differential)
Care should be taken to ensure that the analog input does not
exceed the VDD and VSS supply rails by more than 300 mV.
Exceeding this value causes the diodes to become forward
biased and to start conducting into either the VDD supply rail or
VSS supply rail. These diodes can conduct up to 10 mA without
causing irreversible damage to the part.
In Figure 29 and Figure 30, Capacitor C1 is typically 4 pF and
can primarily be attributed to pin capacitance. Resistor R1 is a
lumped component made up of the on resistance of the input
multiplexer and the track-and-hold switch. Capacitor C2 is the
sampling capacitor; its capacitance varies depending on the
analog input range selected (see the Specifications section).
Track-and-Hold Section
The track-and-hold on the analog input of the AD7324 allows
the ADC to accurately convert an input sine wave of full-scale
amplitude to 13-bit accuracy. The input bandwidth of the track-
and-hold is greater than the Nyquist rate of the ADC. The
AD7324 can handle frequencies up to 22 MHz.
The track-and-hold enters its tracking mode on the 14th SCLK
rising edge after the CS falling edge. The time required to
acquire an input signal depends on how quickly the sampling
capacitor is charged. With 0 source impedance, 305 ns are
sufficient to acquire the signal to the 13-bit level. The
acquisition time required is calculated using the following
formula:
tACQ = 10 × ((RSOURCE + R) × C)
where C is the sampling capacitance and R is the resistance seen
by the track-and-hold amplifier looking back on the input. For
the AD7324, the value of R includes the on resistance of the
input multiplexer and is typically 300 . RSOURCE should include
any extra source impedance on the analog input.
When running the AD7324 at a throughput rate of 1 MSPS with
a 20 MHz SCLK signal, the ADC has approximately
1.5 SCLK + t8 + tQUIET
to acquire the analog input signal. The ADC goes back into
hold mode on the CS falling edge.
As the VDD/VSS supply voltage is reduced, the on resistance of
the input multiplexer increases. Therefore, based on the equation
for tACQ, it is necessary to increase the amount of acquisition
time provided to the AD7324 and, therefore, decrease the overall
throughput rate. Figure 31 shows that if the throughput rate is
reduced when operating with minimum VDD and VSS supplies,
the specified THD performance is maintained.
–50
–95
5
19
±VDD/VSS SUPPLIES (V)
T
HD
(
d
B)
–55
–60
–65
–70
–75
–80
–85
–90
7
9
11
13
15
17
500kSPS
750kSPS
1MSPS
VCC = VDRIVE = 5V
INTERNAL REFERENCE
TA = 25°C
FIN = 10kHz
±5V RANGE
SE MODE
04864-
051
Figure 31. THD vs. ±VDD/VSS Supply Voltage at 500 kSPS, 750 kSPS,
and 1 MSPS
Unlike other bipolar ADCs, the AD7324 does not have a
resistive analog input structure. On the AD7324, the bipolar
analog signal is sampled directly onto the sampling capacitor.
This gives the AD7324 high analog input impedance. An
approximation for the analog input impedance can be
calculated from the following formula:
Z = 1/(fS × CS)
where fS is the sampling frequency, and CS is the sampling
capacitor value.
CS depends on the analog input range chosen (see the
Specifications section). When operating at 1 MSPS, the analog
input impedance is typically 75 kΩ for the ±10 V range. As the
sampling frequency is reduced, the analog input impedance
further increases. As the analog input impedance increases the
current required to drive the analog input, therefore, decreases.
相關PDF資料 |
PDF描述 |
|---|---|
| EVAL-AD7323CBZ | BOARD EVALUATION FOR AD7323CBZ |
| VI-B6N-EY | CONVERTER MOD DC/DC 18.5V 50W |
| ABC07DREF | CONN EDGECARD 14POS .100 EYELET |
| ECC50DJWN | CONN EDGECARD 100POS .100X.200 |
| VI-B6M-EY | CONVERTER MOD DC/DC 10V 50W |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD7327CB | 制造商:AD 制造商全稱:Analog Devices 功能描述:500 kSPS, 8-Channel, Software-Selectable, True Bipolar Input, 12-Bit Plus Sign ADC |
| EVAL-AD7327CBZ | 功能描述:BOARD EVALUATION FOR AD7327 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉換器 (ADC) 系列:iCMOS® 產品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標準）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD7327SDZ | 功能描述:BOARD EVAL FOR AD7327SDZ RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉換器 (ADC) 系列:* 產品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標準）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD7328CB | 制造商:AD 制造商全稱:Analog Devices 功能描述:8-Channel, Software-Selectable True Bipolar Input, 12-Bit Plus Sign ADC |
| EVAL-AD7328SDZ | 功能描述:BOARD EVAL FOR AD7328 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉換器 (ADC) 系列:iCMOS® 產品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標準）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
發(fā)布緊急采購，3分鐘左右您將得到回復。