參數(shù)資料
型號(hào)： EVAL-AD7324CBZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 2/37頁(yè)
文件大?。?/td> 0K
描述： BOARD EVALUATION FOR AD7324CBZ
標(biāo)準(zhǔn)包裝： 1
系列： iCMOS®
ADC 的數(shù)量： 1
位數(shù)： 12
采樣率（每秒）： 1M
數(shù)據(jù)接口： 串行
輸入范圍： ±10 V
在以下條件下的電源（標(biāo)準(zhǔn)）： 30mW @ 1MSPS
工作溫度： -40°C ~ 85°C
已用 IC / 零件： AD7324
已供物品： 板
相關(guān)產(chǎn)品： AD7324BRUZ-REEL-ND - IC ADC 12BIT+SAR 4CHAN 16-TSSOP
AD7324BRUZ-REEL7-ND - IC ADC 12BIT+ SAR 4CHAN 16TSSOP
AD7324BRUZ-ND - IC ADC 12BIT+ SAR 4CHAN 16TSSOP
Data Sheet
AD7324
Rev. B | Page 9 of 36
PIN CONFIGURATION AND FUNCTION DESCRIPTION
04864-
003
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
DGND
DOUT
VDRIVE
VIN2
VIN3
VDD
VCC
SCLK
AD7324
TOP VIEW
(Not to Scale)
DIN
DGND
AGND
VIN0
VSS
REFIN/OUT
CS
VIN1
Figure 3. TSSOP Pin Configuration
Table 5. Pin Function Description
Pin No.
Mnemonic
Description
1
CS
Chip Select. Active low logic input. This input provides the dual function of initiating conversions on
the AD7324 and frames the serial data transfer.
2
DIN
Data In. Data should be written to the on-chip registers is provided on this input and is clocked into the
register on the falling edge of SCLK (see the Reference section).
3, 15
DGND
Digital Ground. Ground reference point for all digital circuitry on the AD7324. The DGND and AGND
voltages ideally should be at the same potential and must not be more than 0.3 V apart, even on a
transient basis.
4
AGND
Analog Ground. Ground reference point for all analog circuitry on the AD7324. All analog input signals
and any external reference signal should be referred to this AGND voltage. The AGND and DGND
voltages ideally should be at the same potential and must not be more than 0.3 V apart, even on a
transient basis.
5
REFIN/OUT
Reference Input/Reference Output. The on-chip reference is available on this pin for external use to the
AD7324. The nominal internal reference voltage is 2.5 V, which appears at the pin. A 680 nF capacitor
should be placed on the reference pin. Alternatively, the internal reference can be disabled, and an
external reference applied to this input. On power-up, the external reference mode is the default
condition (see the Reference section).
6
VSS
Negative Power Supply Voltage. This is the negative supply voltage for the analog input section.
7, 8, 10, 9
VIN0 to VIN3
Analog Input 0 to Analog Input 3. The analog inputs are multiplexed into the on-chip track-and-hold.
The analog input channel for conversion is selected by programming the channel address Bit ADD1
and Bit ADD0 in the control register. The inputs can be configured as four single-ended inputs, two true
differential input pairs, two pseudo differential inputs, or three pseudo differential inputs. The config-
uration of the analog inputs is selected by programming the mode bits, Bit Mode 1 and Bit Mode 0, in
the control register. The input range on each input channel is controlled by programming the range
register. Input ranges of ±10 V, ±5 V, ±2.5 V, and 0 V to +10 V can be selected on each analog input
channel when a +2.5 V reference voltage is used (see the Reference section).
11
VDD
Positive Power Supply Voltage. This is the positive supply voltage for the analog input section.
12
VCC
Analog Supply Voltage, 2.7 V to 5.25 V. This is the supply voltage for the ADC core on the AD7324.
This supply should be decoupled to AGND. Specifications apply from VCC = 4.75 V to 5.25 V.
13
VDRIVE
Logic Power Supply Input. The voltage supplied at this pin determines at what voltage the interface
operates. This pin should be decoupled to DGND. The voltage at this pin may be different to that at VCC,
but it should not exceed VCC by more than 0.3 V.
14
DOUT
Serial Data Output. The conversion output data is supplied to this pin as a serial data stream. The bits
are clocked out on the falling edge of the SCLK input, and 16 SCLKs are required to access the data. The
data stream consists of a leading ZERO bit, two channel identification bits, the sign bit, and 12 bits of
conversion data. The data is provided MSB first (see the Serial Interface section).
16
SCLK
Serial Clock, Logic Input. A serial clock input provides the SCLK used for accessing the data from the
AD7324. This clock is also used as the clock source for the conversion process.
相關(guān)PDF資料
PDF描述
EVAL-AD7323CBZ BOARD EVALUATION FOR AD7323CBZ
VI-B6N-EY CONVERTER MOD DC/DC 18.5V 50W
ABC07DREF CONN EDGECARD 14POS .100 EYELET
ECC50DJWN CONN EDGECARD 100POS .100X.200
VI-B6M-EY CONVERTER MOD DC/DC 10V 50W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-AD7327CB 制造商:AD 制造商全稱:Analog Devices 功能描述:500 kSPS, 8-Channel, Software-Selectable, True Bipolar Input, 12-Bit Plus Sign ADC
EVAL-AD7327CBZ 功能描述:BOARD EVALUATION FOR AD7327 RoHS:是 類別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:iCMOS® 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件
EVAL-AD7327SDZ 功能描述:BOARD EVAL FOR AD7327SDZ RoHS:否 類別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:* 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件
EVAL-AD7328CB 制造商:AD 制造商全稱:Analog Devices 功能描述:8-Channel, Software-Selectable True Bipolar Input, 12-Bit Plus Sign ADC
EVAL-AD7328SDZ 功能描述:BOARD EVAL FOR AD7328 RoHS:是 類別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:iCMOS® 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*