- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17052 > EVAL-AD7329CBZ (Analog Devices Inc)BOARD EVALUATION FOR AD7329CBZ PDF資料下載
參數(shù)資料
| 型號： | EVAL-AD7329CBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 13/41頁 |
| 文件大小： | 0K |
| 描述： | BOARD EVALUATION FOR AD7329CBZ |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | iCMOS® |
| ADC 的數(shù)量： | 1 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 1M |
| 數(shù)據(jù)接口： | 串行 |
| 輸入范圍： | ±10 V |
| 在以下條件下的電源（標(biāo)準(zhǔn)）： | 30mW @ 1MSPS |
| 工作溫度： | -40°C ~ 85°C |
| 已用 IC / 零件： | AD7329 |
| 已供物品： | 板 |
| 相關(guān)產(chǎn)品： | AD7329BRUZ-REEL7-ND - IC ADC 12BIT+SAR 8CHAN 24-TSSOP AD7329BRUZ-REEL-ND - IC ADC 12BIT+SAR 8CHAN 24-TSSOP AD7329BRUZ-ND - IC ADC 12BIT 8CH MUX SPI 24TSSOP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁
Data Sheet
AD7329
Rev. B | Page 19 of 40
D
VDD
ADCIN–
MUXOUT–
C2
R1
VIN–
VSS
C1
C3
C4
05402-
030
D
VDD
ADCIN+
MUXOUT+
C2
R1
VIN+
VSS
C1
C3
C4
Figure 31. Equivalent Analog Input Circuit, Differential Mode
Care should be taken to ensure that the analog input does not
exceed the VDD and VSS supply rails by more than 300 mV.
Exceeding this value causes the diodes to become forward
biased and to start conducting into either the VDD supply rail or
the VSS supply rail. These diodes can conduct up to 10 mA
without causing irreversible damage to the part.
In Figure 30 and Figure 31, Capacitor C1 is typically 4 pF and
can primarily be attributed to pin capacitance. Resistor R1 is a
lumped component made up of the on resistance of the input
multiplexer and the track-and-hold switch. Capacitor C2 is the
sampling capacitor; its capacitance varies depending on the
analog input range selected (see the Specifications section).
TRACK-AND-HOLD SECTION
The track-and-hold on the analog input of the AD7329 allows
the ADC to accurately convert an input sine wave of full-scale
amplitude to 13-bit accuracy. The input bandwidth of the track-
and-hold is greater than the Nyquist rate of the ADC. The
AD7329 can handle frequencies up to 20 MHz.
The ADCIN pins connect directly to the input stage of the track-
and-hold circuit. This is a high impedance input. Connecting
the MUXOUT pins directly to the ADCIN pins connects the
multiplexer output to the track-and-hold circuit. The input
voltage range on the ADCIN pins is determined by the range
register bits for the input channel selected. The user must
ensure that the input voltage to the ADCIN pins is within the
selected voltage range.
The track-and-hold enters its tracking mode on the 14th SCLK
rising edge after the CS falling edge. The time required to
acquire an input signal depends on how quickly the sampling
capacitor is charged. With zero source impedance, 300 ns is
sufficient to acquire the signal to the 13-bit level.
The acquisition time required is calculated using the following
formula:
tACQ = 10 × ((RSOURCE + R)C)
where C is the sampling capacitance, and R is the resistance
seen by the track-and-hold amplifier looking at the input.
For the AD7329, the value of R includes the on resistance of the
input multiplexer and is typically 300 . RSOURCE should include
any extra source impedance on the analog input.
When the AD7329 is run at a throughput rate of 1 MSPS with
a 20 MHz SCLK signal, the ADC has approximately 1.5 SCLK
periods plus t8 and the quiet time, tQUIET, to acquire the analog
input signal. The ADC goes back into hold mode on the CS
falling edge.
The current required to drive the ADC is extremely small when
using the external op amp between the MUXOUT and ADCIN
pins. This is due to the high input impedance of the op amp
placed between the MUXOUT and ADCIN pins. This can be seen
in Figure 32, where the current required to drive the AD7329
input is <0.2 μA when AD8021 is placed between the MUXOUT
and ADCIN pins.
0.20
0.14
0
1000
05402-
056
THROUGHPUT RATE (kSPS)
INP
UT
CURRE
NT
(
A)
0.19
0.18
0.17
0.16
0.15
100
200
300
400
500
600
700
800
900
VDD = 12V, VSS = –12V
VCC = VDRIVE = 5V
SINGLE-ENDED MODE
50kHz ON SELECTED CHANNEL
fIN = 50kHz
TA = 25°C
AD8021 BETWEEN MUXOUT
AND ADCIN PINS
Figure 32. Input Current vs. Throughput Rate
35
0
1000
05402-
057
THROUGHPUT RATE (kSPS)
INP
UT
CURRE
NT
(
A)
100
200
300
400
500
600
700
800
900
VDD = 12V, VSS = –12V
VCC = VDRIVE = 5V
SINGLE-ENDED MODE
50kHz ON SELECTED CHANNEL
fIN = 50kHz
TA = 25°C
WIRE LINK BETWEEN MUXOUT
AND ADCIN PINS
30
25
20
15
10
5
Figure 33. Input Current vs. Throughput Rate
with a Wire Link Between MUXOUT and ADCIN
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ACC05DRTS | CONN EDGECARD 10POS .100 DIP SLD |
| LQW2BAS10NJ00L | INDUCTOR RF 10NH 600MA 0805 |
| ACC07DREF | CONN EDGECARD 14POS .100 EYELET |
| 0210391054 | CABLE JUMPER 1MM .051M 35POS |
| EVAL-AD7324CBZ | BOARD EVALUATION FOR AD7324CBZ |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD73311EB | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Cost, Low Power CMOS General Purpose Analog Front End |
| EVAL-AD73311EZ | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Cost, Low Power CMOS General Purpose Analog Front End |
| EVAL-AD73311LEB | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Cost, Low Power CMOS General Purpose Analog Front End |
| EVAL-AD73322EB | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Cost, Low Power CMOS General-Purpose Dual Analog Front End |
| EVAL-AD73322EZ | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Cost, Low Power CMOS General-Purpose Dual Analog Front End |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。