- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17052 > EVAL-AD7329CBZ (Analog Devices Inc)BOARD EVALUATION FOR AD7329CBZ PDF資料下載
參數(shù)資料
| 型號： | EVAL-AD7329CBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 8/41頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVALUATION FOR AD7329CBZ |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | iCMOS® |
| ADC 的數(shù)量： | 1 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 1M |
| 數(shù)據(jù)接口： | 串行 |
| 輸入范圍： | ±10 V |
| 在以下條件下的電源（標(biāo)準(zhǔn)）： | 30mW @ 1MSPS |
| 工作溫度： | -40°C ~ 85°C |
| 已用 IC / 零件： | AD7329 |
| 已供物品： | 板 |
| 相關(guān)產(chǎn)品： | AD7329BRUZ-REEL7-ND - IC ADC 12BIT+SAR 8CHAN 24-TSSOP AD7329BRUZ-REEL-ND - IC ADC 12BIT+SAR 8CHAN 24-TSSOP AD7329BRUZ-ND - IC ADC 12BIT 8CH MUX SPI 24TSSOP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當(dāng)前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁
Data Sheet
AD7329
Rev. B | Page 15 of 40
TERMINOLOGY
Differential Nonlinearity
This is the difference between the measured and the ideal 1 LSB
change between any two adjacent codes in the ADC.
Integral Nonlinearity
This is the maximum deviation from a straight line passing
through the endpoints of the ADC transfer function. The
endpoints of the transfer function are zero scale (a point 1 LSB
below the first code transition) and full scale (a point 1 LSB
above the last code transition).
Offset Error
This applies to straight binary output coding. It is the deviation
of the first code transition (00 ... 000) to (00 ... 001) from the
ideal, that is, AGND + 1 LSB.
Offset Error Match
This is the difference in offset error between any two input
channels.
Gain Error
This applies to straight binary output coding. It is the deviation
of the last code transition (111 ... 110) to (111 ... 111) from the
ideal (that is, 4 × VREF 1 LSB, 2 × VREF 1 LSB, VREF 1 LSB)
after adjusting for the offset error.
Gain Error Match
This is the difference in gain error between any two input
channels.
Bipolar Zero Code Error
This applies when using twos complement output coding and a
bipolar analog input. It is the deviation of the midscale transition
(all 1s to all 0s) from the ideal input voltage, that is, AGND 1 LSB.
Bipolar Zero Code Error Match
This refers to the difference in bipolar zero code error between
any two input channels.
Positive Full-Scale Error
This applies when using twos complement output coding and
any of the bipolar analog input ranges. It is the deviation of the
last code transition (011 … 110) to (011 … 111) from the ideal
(that is, 4 × VREF 1 LSB, 2 × VREF 1 LSB, VREF
adjusting for the bipolar zero code error.
Positive Full-Scale Error Match
This is the difference in positive full-scale error between any
two input channels.
Negative Full-Scale Error
This applies when using twos complement output coding and
any of the bipolar analog input ranges. This is the deviation of
the first code transition (10 … 000) to (10 … 001) from the ideal
(that is, 4 × VREF + 1 LSB, 2 × VREF + 1 LSB, VREF + 1 LSB)
after adjusting for the bipolar zero code error.
Negative Full-Scale Error Match
This is the difference in negative full-scale error between any
two input channels.
Track-and-Hold Acquisition Time
The track-and-hold amplifier returns to track mode after the
14th SCLK rising edge. Track-and-hold acquisition time is the
time required for the output of the track-and-hold amplifier to
reach its final value, within ± LSB, after the end of a conversion.
Signal-to-Noise-and-Distortion Ratio
This is the measured ratio of signal to (noise + distortion) at
the output of the ADC. The signal is the rms amplitude of the
fundamental. Noise is the sum of all nonfundamental signals up
to half the sampling frequency (fS/2), excluding dc. The ratio is
dependent on the number of quantization levels in the digitization
process. The more levels, the smaller the quantization noise.
Theoretically, the signal-to-noise-and-distortion ratio for an
ideal N-bit converter with a sine wave input is given by
Signal to (Noise + Distortion) = (6.02 N + 1.76) dB
For a 13-bit converter, this is 80.02 dB.
Total Harmonic Distortion
Total harmonic distortion (THD) is the ratio of the rms sum of
harmonics to the fundamental. For the AD7329, it is defined as
1
6
5
4
3
2
V
THD
2
log
20
)
dB
(
+
=
where V1 is the rms amplitude of the fundamental, and V2, V3,
V4, V5, and V6 are the rms amplitudes of the second through the
sixth harmonics.
Peak Harmonic or Spurious Noise
Peak harmonic or spurious noise is defined as the ratio of the
rms value of the next largest component in the ADC output
spectrum (up to fS/2, excluding dc) to the rms value of
the fundamental. Normally, the value of this specification is
determined by the largest harmonic in the spectrum, but for
ADCs where the harmonics are buried in the noise floor, the
largest harmonic could be a noise peak.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ACC05DRTS | CONN EDGECARD 10POS .100 DIP SLD |
| LQW2BAS10NJ00L | INDUCTOR RF 10NH 600MA 0805 |
| ACC07DREF | CONN EDGECARD 14POS .100 EYELET |
| 0210391054 | CABLE JUMPER 1MM .051M 35POS |
| EVAL-AD7324CBZ | BOARD EVALUATION FOR AD7324CBZ |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD73311EB | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Cost, Low Power CMOS General Purpose Analog Front End |
| EVAL-AD73311EZ | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Cost, Low Power CMOS General Purpose Analog Front End |
| EVAL-AD73311LEB | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Cost, Low Power CMOS General Purpose Analog Front End |
| EVAL-AD73322EB | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Cost, Low Power CMOS General-Purpose Dual Analog Front End |
| EVAL-AD73322EZ | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Cost, Low Power CMOS General-Purpose Dual Analog Front End |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。