VINA–
參數(shù)資料
型號: EVAL-AD7352EDZ
廠商: Analog Devices Inc
文件頁數(shù): 20/21頁
文件大?。?/td> 0K
描述: BOARD EVAL AD7352
標準包裝: 1
ADC 的數(shù)量: 2
位數(shù): 12
采樣率(每秒): 3M
數(shù)據(jù)接口: 串行
輸入范圍: ±VREF/2
在以下條件下的電源(標準): 26mW @ 3MSPS
工作溫度: -40°C ~ 85°C
已用 IC / 零件: AD7352
已供物品: 板,CD
AD7352
Rev. A | Page 7 of 20
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
1
2
3
4
5
6
7
8
VINA–
REFA
REFGND
VINB–
REFB
AGND
VINA+
VINB+
16
15
14
13
12
11
10
9
SCLK
SDATAA
SDATAB
CS
VDD
AGND
DGND
VDRIVE
AD7352
TOP VIEW
(Not to Scale)
0
704
4-
0
02
Figure 2. Pin Configuration
Table 5. Pin Function Descriptions
Pin No.
Mnemonic
Description
1, 2
VINA+, VINA
Analog Inputs of ADC A. These analog inputs form a fully differential pair.
3, 6
REFA, REFB
Reference Decoupling Capacitor Pins. Decoupling capacitors are connected between these pins and the
REFGND pin to decouple the reference buffer for each respective ADC. It is recommended to decouple each
reference pin with a 10 μF capacitor. Provided the output is buffered, the on-chip reference can be taken from
these pins and applied externally to the rest of the system. The nominal internal reference voltage is 2.048 V
and appears at these pins. These pins can also be overdriven by an external reference. The input voltage range
for the external reference is 2.048 V + 100 mV to VDD.
4
REFGND
Reference Ground. This is the ground reference point for the reference circuitry on the AD7352. Any external
reference signal should be referred to this REFGND voltage. Decoupling capacitors must be placed between
this pin and the REFA and REFB pins. Connect the REFGND pin to the AGND plane of a system.
5, 11
AGND
Analog Ground. This is the ground reference point for all analog circuitry on the AD7352. Refer all analog input
signals to this AGND voltage. The AGND and DGND voltages should ideally be at the same potential and must
not be more than 0.3 V apart, even on a transient basis.
7, 8
VINB, VINB+
Analog Inputs of ADC B. These analog inputs form a fully differential pair.
9
VDD
Power Supply Input. The VDD range for the AD7352 is 2.5 V ±10%. Decouple the supply to AGND with a 0.1 μF
capacitor in parallel with a 10 μF tantalum capacitor.
10
CS
Chip Select. Active low, logic input. This input provides the dual functions of initiating conversions on the
AD7352 and framing the serial data transfer.
12
DGND
Digital Ground. This is the ground reference point for all digital circuitry on the AD7352. Connect this pin to
the DGND plane of a system. The DGND and AGND voltages should ideally be at the same potential and must
not be more than 0.3 V apart, even on a transient basis.
13, 14
SDATAB, SDATAA
Serial Data Outputs. The data output is supplied to each pin as a serial data stream. The bits are clocked out on
the falling edge of the SCLK input. To access the 12 bits of data from the AD7352, 14 SCLK falling edges are
required. The data simultaneously appears on both data output pins from the simultaneous conversions of
both ADCs. The data stream consists of two leading zeros followed by 12 bits of conversion data. The data is
provided MSB first. If CS is held low for 16 SCLK cycles rather than 14 on the AD7352, then two trailing zeros
appear after the 12 bits of data. If CS is held low for a further 16 SCLK cycles on either SDATA or SDATAB, the
data from the other ADC follows on the SDATA pins. This allows data from a simultaneous conversion on both
ADCs to be gathered in serial format on either SDATA or SDATAB.
A
15
SCLK
Serial Clock, Logic Input. A serial clock input provides the serial clock for accessing the data from the AD7352.
This clock is also used as the clock source for the conversion process.
16
VDRIVE
Logic Power Supply Input. The voltage supplied at this pin determines at what voltage the interface operates.
The voltage at this pin may be different than the voltage at VDD. The VDRIVE supply should be decoupled to
DGND with a 0.1 μF capacitor in parallel with a 10 μF tantalum capacitor.
相關(guān)PDF資料
PDF描述
0210390949 CABLE JUMPER 1MM .102M 25POS
0210390948 CABLE JUMPER 1MM .102M 25POS
EEV-HA1V470UP CAP ALUM 47UF 35V 20% SMD
AP2186MPG-13 IC USB PWR SWTCH 1.5A DUAL 8MSOP
EVAL-AD7991EBZ BOARD EVAL FOR AD7991
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-AD7356EDZ 功能描述:BOARD EVAL AD7356 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率(每秒):94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標準):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件
EVAL-AD7357EDZ 功能描述:BOARD EVAL FOR AD7357 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率(每秒):94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標準):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件
EVAL-AD7366CBZ 功能描述:BOARD EVALUATION FOR AD7366 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:iCMOS® 產(chǎn)品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率(每秒):94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標準):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件
EVAL-AD7366SDZ 功能描述:BOARD EVAL FOR AD7366 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:iCMOS® 產(chǎn)品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率(每秒):94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標準):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件
EVAL-AD7367CBZ 制造商:AD 制造商全稱:Analog Devices 功能描述:True Bipolar Input, Dual 1 レs, 12-/14-Bit, 2-Channel SAR ADCs