- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16993 > EVAL-AD7650CBZ (Analog Devices Inc)BOARD EVALUATION FOR AD7650 PDF資料下載
參數(shù)資料
| 型號： | EVAL-AD7650CBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 7/20頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVALUATION FOR AD7650 |
| 標準包裝： | 1 |
| ADC 的數(shù)量： | 1 |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 570k |
| 數(shù)據(jù)接口： | 串行，并聯(lián) |
| 輸入范圍： | ±VREF |
| 在以下條件下的電源（標準）： | 150mW @ 570kSPS |
| 工作溫度： | -40°C ~ 85°C |
| 已用 IC / 零件： | AD7650 |
| 已供物品： | 板 |
| 相關(guān)產(chǎn)品： | AD7650ACPZ-ND - IC ADC 16BIT CMOS 5V 48LFCSP AD7650ASTZ-ND - IC ADC 16BIT 570KSPS 48LQFP AD7650ASTZRL-ND - IC ADC 16BIT CMOS 5V 48LQFP AD7650ACPZRL-ND - IC ADC 16BIT CMOS 5V 48LFCSP |
REV. 0
–15–
AD7650
EXT/
INT = 0
RDC/SDIN = 1
INVSCLK = INVSYNC = 0
t3
t1
t17
t14
t19
t20 t21
t24
t26
t25
t27
t23
t22
t16
t15
D15
D14
D2
D1
D0
X
12
3
14
15
16
t18
BUSY
CS, RD
CNVST
SYNC
SCLK
SDOUT
Figure 14. Master Serial Data Timing for Reading (Read Previous Conversion During Convert)
Usually, because the AD7650 is used with a fast throughput, the
mode master, read during conversion is the most recommended
serial mode when it can be used.
In read-during-conversion mode, the serial clock and data toggle
at appropriate instants which minimize potential feedthrough
between digital activity and the critical conversion decisions.
In read-after-conversion mode, it should be noted that, unlike in
other modes, the signal BUSY returns low after the 16 data bits
are pulsed out and not at the end of the conversion phase which
results in a longer BUSY width.
SLAVE SERIAL INTERFACE
External Clock
The AD7650 is configured to accept an externally supplied
serial data clock on the SCLK pin when the EXT/
INT pin is
held high. In this mode, several methods can be used to read the
data. The external serial clock is gated by
CS. When CS and
RD are both low, the data can be read after each conversion or
during the following conversion. The external clock can be either a
continuous or discontinuous clock. A discontinuous clock can be
either normally high or normally low when inactive. Figure 15
and Figure 16 show the detailed timing diagrams of these methods.
While the AD7650 is performing a bit decision, it is important
that voltage transients not occur on digital input/output pins or
degradation of the conversion result could occur. This is par-
ticularly important during the second half of the conversion
phase because the AD7650 provides error correction circuitry
that can correct for an improper bit decision made during the
first half of the conversion phase. For this reason, it is recom-
mended that when an external clock is being provided, it is a
discontinuous clock that is toggling only when BUSY is low or,
more importantly, that it does not transition during the latter
half of BUSY high.
External Discontinuous Clock Data Read After Conversion
Though the maximum throughput cannot be achieved using this
mode, it is the most recommended of the serial slave modes.
Figure 15 shows the detailed timing diagrams of this method.
After a conversion is complete, indicated by BUSY returning
low, the result of this conversion can be read while both
CS and
RD are low. The data is shifted out, MSB first, with 16 clock
pulses and is valid on both rising and falling edge of the clock.
Among the advantages of this method, the conversion perfor-
mance is not degraded because there are no voltage transients
on the digital interface during the conversion process.
Another advantage is to be able to read the data at any speed up
to 40 MHz, which accommodates both slow digital host inter-
face and the fastest serial reading.
Finally, in this mode only, the AD7650 provides a “daisy-chain”
feature using the RDC/SDIN input pin for cascading multiple
converters together. This feature is useful for reducing component
count and wiring connections when desired as, for instance, in
isolated multiconverter applications.
An example of the concatenation of two devices is shown in
Figure 17. Simultaneous sampling is possible by using a common
CNVST signal. It should be noted that the RDC/SDIN input is
latched on the edge of SCLK opposite to the one used to shift
out the data on SDOUT. Hence, the MSB of the “upstream”
converter just follows the LSB of the “downstream” converter
on the next SCLK cycle.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 0982660864 | CBL 17POS 0.5MM JMPR TYPE D 6" |
| AISC-0805-R39J-T | INDUCTOR WW CERAM 390NH 0805 |
| VE-JT2-EY | CONVERTER MOD DC/DC 15V 50W |
| 222A121-4-0 | BOOT MOLDED |
| EVAL-AD7663CBZ | BOARD EVALUATION FOR AD7663 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD7650EDZ | 功能描述:BOARD EVAL FOR AD7650 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:* 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標準）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD7651CB | 制造商:Analog Devices 功能描述:DEV TOOLS, 16BIT 100KSPS SAR UNIPOLAR ADC W/ REF - Bulk |
| EVAL-AD7651CBZ | 功能描述:BOARD EVALUATION FOR AD7651 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:PulSAR® 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標準）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD7651EDZ | 功能描述:BOARD EVAL FOR AD7651 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:* 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標準）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD7652CB | 制造商:Analog Devices 功能描述:DEV TOOLS, 16BIT 500KSPS SAR UNIPOLAR ADC W/ REF - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。