- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17035 > EVAL-AD7656CBZ (Analog Devices Inc)BOARD EVAL FOR AD7656 PDF資料下載
參數(shù)資料
| 型號： | EVAL-AD7656CBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 20/32頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL FOR AD7656 |
| 標準包裝： | 1 |
| 系列： | iCMOS® |
| ADC 的數(shù)量： | 6 |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 250k |
| 數(shù)據(jù)接口： | 串行，并聯(lián) |
| 輸入范圍： | ±4 x VREF |
| 在以下條件下的電源（標準）： | 140mW @ 250kSPS & 5V |
| 工作溫度： | -40°C ~ 85°C |
| 已用 IC / 零件： | AD7656 |
| 已供物品： | 板，CD |
| 產(chǎn)品目錄頁面： | 778 (CN2011-ZH PDF) |
| 相關產(chǎn)品： | AD7656YSTZ-1-RL-ND - IC ADC 16BIT 6CH 250KSPS 64LQFP AD7656YSTZ-1-ND - IC ADC 16BIT 6CH 250KSPS 64LQFP AD7656BSTZ-1-RL-ND - IC ADC 16BIT 6CH 250KSPS 64LQFP AD7656BSTZ-1-ND - IC ADC 16BIT 6CH 250KSPS 64LQFP AD7656BSTZ-REEL-ND - IC ADC 16BIT 6CH 250KSPS 64-LQFP AD7656YSTZ-REEL-ND - IC ADC 16BIT 6CH 250KSPS 64LQFP AD7656YSTZ-ND - IC ADC 16BIT 6CH 250KSPS 64LQFP AD7656BSTZ-ND - IC ADC 16BIT 6CH 250KSPS 64LQFP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
Data Sheet
AD7656/AD7657/AD7658
Rev. D | Page 27 of 32
Daisy-Chain Mode (DCEN = 1, SER/PAR = 1)
When reading conversion data back from the AD7656/AD7657/
AD7658 using their three/two/one DOUT pins, it is possible
to configure the parts to operate in daisy-chain mode, using
the DCEN pin. This daisy-chain feature allows multiple AD7656/
AD7657/AD7658 devices to be cascaded together and is useful
for reducing component count and wiring connections. An
example connection of two devices is shown in Figure 33. This
configuration shows two DOUT lines being used. Simultaneous
sampling of the 12 analog inputs is possible by using a common
CONVSTx signal. The DB5, DB4, and DB3 data pins are used
as data input pins DCIN [A:C] for the daisy-chain mode.
The rising edge of CONVST is used to initiate a conversion on
the AD7656/AD7657/AD7658. After the BUSY signal has gone
low to indicate that the conversion is complete, the user can
begin to read the data from the two devices. Figure 34 shows the
serial timing diagram when operating two AD7656/AD7657/
D7658 devices in daisy-chain mode.
The CS falling edge is used to frame the serial transfer from the
AD7656/AD7657/AD7658 devices, to take the bus out of three-
state, and to clock out the MSB of the first conversion result. In
the example shown in Figure 34, all 12 ADC channels are
simultaneously sampled. Two DOUT lines are used to read the
conversion results in this example. CS frames a 96 SCLK transfer.
During the first 48 SCLKs, the conversion data is transferred
from Device 2 to Device 1. DOUT A on Device 2 transfers
conversion data from V1, V2, and V5 into DCIN A in Device 1.
DOUT B on Device 2 transfers conversion results from V3, V4,
and V6 to DCIN B in Device 1. During the first 48 SCLKs,
Device 1 transfers data into the digital host. DOUT A on
Device 1 transfers conversion data from V1, V2, and V5.
DOUT B on Device 1 transfers conversion data from V3, V4,
and V6. During the last 48 SCLKs, Device 2 clocks out zeros
and Device 1 shifts the data clocked in from Device 2 during
the first 48 SCLKs into the digital host. This example can
also be implemented using six 16 SCLK individually framed
transfers if DCEN remains high during the transfers.
Figure 35 shows the timing if two AD7656/AD7657/AD7658
devices are configured in daisy-chain mode and are operating
with three DOUT lines. Assuming a simultaneous sampling of
all 12 inputs occurs, the CS frames a 64 SCLK transfer during
the read operation. During the first 32 SCLKs of this transfer,
the conversion results from Device 1 are clocked into the digital
host and the conversion results from Device 2 are clocked into
Device 1. During the last 32 SCLKs of the transfer, the conver-
sion results from Device 2 are clocked out of Device 1 and into
the digital host. Device 2 clocks out zeros.
Standby/Partial Power-Down Modes of Operation
Each ADC pair can be individually placed into partial power-
down mode by bringing the CONVST x signal low before the
falling edge of BUSY. To power the ADC pair back up, the
CONVST x signal should be brought high to tell the ADC pair
to power up and place the track-and-hold into track mode.
After the power-up time from partial power-down has elapsed,
the CONVST x signal should receive a rising edge to initiate a
valid conversion. In partial power-down mode, the reference
buffers remain powered up. While an ADC pair is in partial power-
down mode, conversions can still occur on the other ADCs.
The AD7656/AD7657/AD7658 have a standby mode whereby
the devices can be placed into a low power consumption mode
(100 W maximum). The AD7656/AD7657/AD7658 are placed
into standby mode by bringing the logic input STBY low and
can be powered up again for normal operation by bringing
STBY logic high. The output data buffers are still operational
when the AD7656/AD7657/AD7658 are in standby mode,
meaning the user can continue to access the conversion results
of the parts. This standby feature can be used to reduce the
average power consumed by the AD7656/AD7657/AD7658
when operating at lower throughput rates. The parts can be
placed into standby at the end of each conversion when
BUSY goes low and taken out of standby again prior to the
next conversion. The time for the AD7656/AD7657/AD7658
to come out of standby is called the wake-up time. The wake-
up time limits the maximum throughput rate at which the
AD7656/AD7657/AD7658 can operate when powering down
between conversions. See the Specifications section.
相關PDF資料 |
PDF描述 |
|---|---|
| REC5-0515SRW/H6/C | CONV DC/DC 5W 4.5-9VIN 15VOUT |
| DC806A | BOARD SAR ADC LTC1867 |
| DC1255A-A | BOARD SAR ADC LTC1605 |
| VI-21J-EY | CONVERTER MOD DC/DC 36V 50W |
| EVAL-AD7606-6EDZ | EVAL BOARD FOR AD7606 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD7657-1EDZ | 功能描述:BOARD EVAL CONTROL AD7657-1 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:iCMOS® 產(chǎn)品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標準）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD7657CBZ | 功能描述:BOARD EVAL FOR AD7657 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:iCMOS® 產(chǎn)品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標準）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD7658-1EDZ | 制造商:AD 制造商全稱:Analog Devices 功能描述:250 kSPS, 6-Channel, Simultaneous Sampling, Bipolar, 16-/14-/12-Bit ADC |
| EVAL-AD7658-1SDZ | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 Evaluation Control Board RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
| EVAL-AD7658CBZ | 功能描述:BOARD EVAL FOR AD7658 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:iCMOS® 產(chǎn)品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標準）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
發(fā)布緊急采購，3分鐘左右您將得到回復。