- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17058 > EVAL-AD7792EBZ (Analog Devices Inc)BOARD EVALUATION FOR AD7792 PDF資料下載
參數(shù)資料
| 型號(hào)： | EVAL-AD7792EBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 9/33頁 |
| 文件大小： | 0K |
| 描述： | BOARD EVALUATION FOR AD7792 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| ADC 的數(shù)量： | 1 |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 470 |
| 數(shù)據(jù)接口： | 串行 |
| 輸入范圍： | ±VREF/增益 |
| 在以下條件下的電源（標(biāo)準(zhǔn)）： | 2.5mW @ 470SPS |
| 工作溫度： | -40°C ~ 105°C |
| 已用 IC / 零件： | AD7792 |
| 已供物品： | 板，CD |
| 相關(guān)產(chǎn)品： | AD7792BRU-ND - IC ADC 16BIT 3CH LP 16-TSSOP AD7792BRUZ-REEL-ND - IC ADC 16BIT 3CH LP 16-TSSOP AD7792BRUZ-ND - IC ADC 16BIT SIG-DEL 3CH 16TSSOP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁
AD7792/AD7793
Rev. B | Page 16 of 32
Table 15. Operating Modes
MD2
MD1
MD0
Mode
0
Continuous Conversion Mode (Default).
In continuous conversion mode, the ADC continuously performs conversions and places the result in the data
register. RDY goes low when a conversion is complete. The user can read these conversions by placing the device in
continuous read mode, whereby the conversions are automatically placed on the DOUT line when SCLK pulses are
applied. Alternatively, the user can instruct the ADC to output the conversion by writing to the communications
register. After power-on, a channel change, or a write to the mode, configuration, or IO registers, the first conversion
is available after a period of 2/fADC. Subsequent conversions are available at a frequency of fADC.
0
1
Single Conversion Mode.
When single conversion mode is selected, the ADC powers up and performs a single conversion. The oscillator
requires 1 ms to power up and settle. The ADC then performs the conversion, which takes a time of 2/fADC. The
conversion result is placed in the data register, RDY goes low, and the ADC returns to power-down mode. The
conversion remains in the data register, and RDY remains active low until the data is read or another conversion is
performed.
0
1
0
Idle Mode.
In idle mode, the ADC filter and modulator are held in a reset state, although the modulator clocks are still provided.
0
1
Power-Down Mode.
In power-down mode, all the AD7792/AD7793 circuitry is powered down, including the current sources, burnout
currents, bias voltage generator, and CLKOUT circuitry.
1
0
Internal Zero-Scale Calibration.
An internal short is automatically connected to the enabled channel. A calibration takes 2 conversion cycles to
complete. RDY goes high when the calibration is initiated and returns low when the calibration is complete. The
ADC is placed in idle mode following a calibration. The measured offset coefficient is placed in the offset register of
the selected channel.
1
0
1
Internal Full-Scale Calibration.
A full-scale input voltage is automatically connected to the selected analog input for this calibration.
When the gain equals 1, a calibration takes 2 conversion cycles to complete. For higher gains, 4 conversion cycles
are required to perform the full-scale calibration.
RDY goes high when the calibration is initiated and returns low when the calibration is complete. The ADC is placed
in idle mode following a calibration. The measured full-scale coefficient is placed in the full-scale register of the
selected channel.
Internal full-scale calibrations cannot be performed when the gain equals 128. With this gain setting, a system full-
scale calibration can be performed.
A full-scale calibration is required each time the gain of a channel is changed to minimize the full-scale error.
1
0
System Zero-Scale Calibration.
User should connect the system zero-scale input to the channel input pins as selected by the CH2 to CH0 bits. A
system offset calibration takes 2 conversion cycles to complete. RDY goes high when the calibration is initiated and
returns low when the calibration is complete. The ADC is placed in idle mode following a calibration. The measured
offset coefficient is placed in the offset register of the selected channel.
1
System Full-Scale Calibration.
User should connect the system full-scale input to the channel input pins as selected by the CH2 to CH0 bits.
A calibration takes 2 conversion cycles to complete. RDY goes high when the calibration is initiated and returns low
when the calibration is complete. The ADC is placed in idle mode following a calibration. The measured full-scale
coefficient is placed in the full-scale register of the selected channel.
A full-scale calibration is required each time the gain of a channel is changed.
Table 16. Update Rates Available
FS3
FS2
FS1
FS0
fADC (Hz)
tSETTLE (ms)
Rejection @ 50 Hz/60 Hz (Internal Clock)
0
x
0
1
470
4
0
1
0
242
8
0
1
123
16
0
1
0
62
32
0
1
0
1
50
40
0
1
0
39
48
0
1
33.2
60
1
0
19.6
101
90 dB (60 Hz only)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EEM24DRMT | CONN EDGECARD 48POS .156 WW |
| RPP20-4815S/N | CONV DC/DC 20W 36-75VIN 15VOUT |
| DEMOS08AC16KIT | KIT DEMO FOR S08AC16 FAMILY |
| RPP20-4815D/N | CONV DC/DC 20W 36-75VIN +/-15V |
| DEMOS08AC128KIT | KIT DEMO FOR S08AC128 FAMILY |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD7792EBZ1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:3-Channel, Low Noise, Low Power, 16-/24-Bit ?￡-?? ADC with On-Chip In-Amp and Reference |
| EVAL-AD7793EB | 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk |
| EVAL-AD7793EBZ | 功能描述:BOARD EVALUATION FOR AD7793 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD7793EBZ | 制造商:Analog Devices 功能描述:EVAL BOARD, AD7793 3CH 24BIT ADC |
| EVAL-AD7793EBZ1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:3-Channel, Low Noise, Low Power, 16-/24-Bit ?￡-?? ADC with On-Chip In-Amp and Reference |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。