- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16545 > EVAL-AD9835EBZ (Analog Devices Inc)BOARD EVALUATION FOR AD9835 PDF資料下載
參數(shù)資料
| 型號(hào)： | EVAL-AD9835EBZ |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 14/28頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVALUATION FOR AD9835 |
| 產(chǎn)品培訓(xùn)模塊： | Direct Digital Synthesis Tutorial Series (1 of 7): Introduction Direct Digital Synthesizer Tutorial Series (7 of 7): DDS in Action Direct Digital Synthesis Tutorial Series (3 of 7): Angle to Amplitude Converter Direct Digital Synthesis Tutorial Series (6 of 7): SINC Envelope Correction Direct Digital Synthesis Tutorial Series (4 of 7): Digital-to-Analog Converter Direct Digital Synthesis Tutorial Series (2 of 7): The Accumulator |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 主要目的： | 計(jì)時(shí)，直接數(shù)字合成（DDS） |
| 已用 IC / 零件： | AD9835 |
| 已供物品： | 板 |
| 相關(guān)產(chǎn)品： | AD9835BRUZ-REEL7-ND - IC DDS 10BIT 50MHZ 16-TSSOP AD9835BRUZ-REEL-ND - IC DDS 10BIT 50MHZ 16-TSSOP AD9835BRUZ-ND - IC DDS 10BIT 50MHZ 16-TSSOP AD9835BRU-REEL7-ND - IC DDS 10BIT 50MHZ 16-TSSOP AD9835BRU-ND - IC DDS DAC 10BIT 50MHZ 16-TSSOP |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)當(dāng)前第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)
Data Sheet
AD9835
Rev. A | Page 21 of 28
AD9835-TO-68HC11/68L11 INTERFACE
the 68HC11/68L11 microcontroller. The microcontroller is
configured as the master by setting bit MSTR in the SPCR to 1
and, this provides a serial clock on SCK while the MOSI output
drives the serial data line SDATA. Since the microcontroller
does not have a dedicated frame sync pin, the FSYNC signal is
derived from a port line (PC7). The setup conditions for correct
operation of the interface are as follows: the SCK idles high
between write operations (CPOL = 0), data is valid on the SCK
falling edge (CPHA = 1). When data is being transmitted to the
AD9835, the FSYNC line is taken low (PC7). Serial data from
the 68HC11/68L11 is transmitted in 8-bit bytes with only eight
falling clock edges occurring in the transmit cycle. Data is
transmitted MSB first. In order to load data into the AD9835, PC7
is held low after the first eight bits are transferred and a second
serial write operation is performed to the AD9835. Only after
the second eight bits have been transferred should FSYNC be
taken high again.
AD9835*
FSYNC
SDATA
SCLK
68HC11/68L11*
PC7
MOSI
SCK
*ADDITIONAL PINS OMITTED FOR CLARITY.
09
63
0-
0
29
Figure 27. 68HC11/68L11-to-AD9835 Interface
AD9835-TO-80C51/80L51 INTERFACE
the 80C51/80L51 microcontroller. The microcontroller is
operated in Mode 0 so that TXD of the 80C51/80L51 drives
SCLK of the AD9835 while RXD drives the serial data line
SDATA. The FSYNC signal is again derived from a bit
programmable pin on the port (P3.3 being used in the
diagram). When data is to be transmitted to the AAD9835,
P3.3 is taken low. The 80C51/80L51 transmits data in 8-bit
bytes thus, only eight falling SCLK edges occur in each cycle.
To load the remaining eight bits to the AD9835, P3.3 is held
low after the first eight bits have been transmitted and a second
write operation is initiated to transmit the second byte of data.
P3.3 is taken high following the completion of the second write
operation. SCLK should idle high between the two write
operations. The 80C51/ 80L51 outputs the serial data in a
format which has the LSB first. The AD9835 accepts the MSB
first (the 4 MSBs being the control information, the next 4 bits
being the address while the 8 LSBs contain the data when
writing to a destination register). Therefore, the transmit
routine of the 80C51/80L51 must take this into account and
rearrange the bits so that the MSB is output first.
AD9835*
FSYNC
SDATA
SCLK
80C51/80L51*
P3.3
RxD
TxD
*ADDITIONAL PINS OMITTED FOR CLARITY.
09
63
0-
0
30
Figure 28. 80C51/80L51 to AD9835 Interface
AD9835-TO-DSP56002 INTERFACE
DSP56002. The DSP56002 is configured for normal mode
asynchronous operation with a gated internal clock (SYN = 0,
GCK = 1, SCKD = 1). The frame sync pin is generated internally
(SC2 = 1), the transfers are 16 bits wide (WL1 = 1, WL0 = 0)
and the frame sync signal will frame the 16 bits (FSL = 0).
The frame sync signal is available on pin SC2 but, it needs to be
inverted before being applied to the AD9835. The interface to
the DSP56000/DSP56001 is similar to that of the DSP56002.
AD9835*
FSYNC
SDATA
SCLK
DSP56002*
SC2
STD
SCK
*ADDITIONAL PINS OMITTED FOR CLARITY.
09
63
0-
0
31
Figure 29. AD9835-to-DSP56002 Interface
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX1978ETM+T | IC CNTRLR INT TEMP 48TQFN |
| EVAL-ADM1185EBZ | BOARD EVALUATION FOR ADM1185 |
| SPD42R-682M | INDUCTOR PWR SHIELDED 6.8UH SMD |
| VE-J4R-EZ-S | CONVERTER MOD DC/DC 7.5V 25W |
| VE-J4P-EZ-S | CONVERTER MOD DC/DC 13.8V 25W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD9835SDZ | 功能描述:BOARD EVAL FOR AD9835 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081 |
| EVAL-AD9837SDZ | 功能描述:BOARD EVAL FOR AD9837 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081 |
| EVAL-AD9838SDZ | 功能描述:BOARD EVAL FOR AD9838 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081 |
| EVAL-AD9880-ABZ | 功能描述:KIT MODULE VIDEO INPUT AD9880 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PCI Express® (PCIe) 主要目的:接口，收發(fā)器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板 |
| EVAL-ADAS1000EBZU1 | 功能描述:EVAL BOARD ADAS1000 ECG AFE RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:* 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電源管理，電池充電器 嵌入式:否 已用 IC / 零件:MAX8903A 主要屬性:1 芯鋰離子電池 次要屬性:狀態(tài) LED 已供物品:板 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。