- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16440 > EVAL-ADAV801EBZ (Analog Devices Inc)BOARD EVALUATION FOR ADAV801 PDF資料下載
參數(shù)資料
| 型號： | EVAL-ADAV801EBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 11/60頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVALUATION FOR ADAV801 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 主要目的： | 接口，模擬前端（AFE） |
| 已用 IC / 零件： | ADAV801 |
| 已供物品： | 板 |
| 相關(guān)產(chǎn)品： | ADAV801ASTZ-ND - IC CODEC AUDIO R-DVD 3.3V 64LQFP ADAV801ASTZ-REEL-ND - IC CODEC AUDIO R-DVD 3.3V 64LQFP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
ADAV801
Rev. A | Page 19 of 60
SAMPLE RATE CONVERTER (SRC) FUNCTIONAL
OVERVIEW
During asynchronous sample rate conversion, data can be
converted at the same sample rate or at different sample rates.
The simplest approach to an asynchronous sample rate
conversion is to use a zero-order hold between the two
samplers, as shown in Figure 29. In an asynchronous system, T2
is never equal to T1, nor is the ratio between T2 and T1
rational. As a result, samples at fS_OUT are repeated or dropped,
producing an error in the resampling process.
The frequency domain shows the wide side lobes that result
from this error when the sampling of fS_OUT is convolved with
the attenuated images from the sin(x)/x nature of the zero-order
hold. The images at fS_IN (dc signal images) of the zero-order
hold are infinitely attenuated. Because the ratio of T2 to T1 is an
irrational number, the error resulting from the resampling at
fS_OUT can never be eliminated. The error can be significantly
reduced, however, through interpolation of the input data at
fS_IN. Therefore, the sample rate converter in the ADAV801 is
conceptually interpolated by a factor of 220.
04
57
7-
0
09
ZERO-ORDER
HOLD
fS_IN = 1/T1
fS_OUT = 1/T2
OUT
IN
ORIGINAL SIGNAL
SAMPLED AT
fS_IN
SIN(X)/X OF ZERO-ORDER HOLD
SPECTRUM OF ZERO-ORDER HOLD OUTPUT
SPECTRUM OF
fS_OUT SAMPLING
fS_OUT
2 ×
fS_OUT
FREQUENCY RESPONSE OF
fS_OUT CONVOLVED
WITH ZERO-ORDER HOLD SPECTRUM
Figure 29. Zero-Order Hold Used by fS_ OUT to Resample Data from fS_IN
Conceptual High Interpolation Model
Interpolation of the input data by a factor of 220 involves placing
both the time domain and the frequency domain of interpolation
by a factor of 220. Conceptually, interpolation by 220 involves the
steps of zero-stuffing (220 1) number of samples between each
fS_IN sample and convolving this interpolated signal with a
digital low-pass filter to suppress the images. In the time
domain, it can be seen that fS_OUT selects the closest fS_IN × 220
sample from the zero-order hold, as opposed to the nearest fS_IN
sample in the case of no interpolation. This significantly
reduces the resampling error.
04
57
7-
01
0
fS_IN
fS_OUT
OUT
IN
INTERPOLATE
BY N
LOW-PASS
FILTER
ZERO-ORDER
HOLD
TIME DOMAIN OF
fS_IN SAMPLES
TIME DOMAIN OUTPUT OF THE LOW-PASS FILTER
TIME DOMAIN OF
fS_OUT RESAMPLING
TIME DOMAIN OF THE ZERO-ORDER HOLD OUTPUT
Figure 30. SRC Time Domain
In the frequency domain shown in Figure 31, the interpolation
expands the frequency axis of the zero-order hold. The images
from the interpolation can be sufficiently attenuated by a good
low-pass filter. The images from the zero-order hold are now
pushed by a factor of 220 closer to the infinite attenuation point
of the zero-order hold, which is fS_IN × 220. The images at the
zero-order hold are the determining factor for the fidelity of the
output at fS_OUT.
04
57
7-
01
1
fS_IN
220 ×
fS_IN
220 ×
fS_IN
220 ×
fS_IN
fS_OUT
OUT
IN
INTERPOLATE
BY N
LOW-PASS
FILTER
ZERO-ORDER
HOLD
FREQUENCY DOMAIN OF SAMPLES AT
fS_IN
FREQUENCY DOMAIN OF THE INTERPOLATION
FREQUENCY DOMAIN OF
fS_OUT RESAMPLING
FREQUENCY DOMAIN
AFTER RESAMPLING
SIN(X)/X OF ZERO-ORDER HOLD
Figure 31. Frequency Domain of the Interpolation and Resampling
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| H1WXH-2636M | IDC CABLE - HPL26H/AE26M/X |
| VE-211-EX | CONVERTER MOD DC/DC 12V 75W |
| EVAL-ADE5169EBZ-2 | BOARD EVALUATION FOR AD5169 |
| VE-J1M-EX | CONVERTER MINIMOD DC/DC 10V 75W |
| VE-21M-EX | CONVERTER MOD DC/DC 10V 75W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-ADAV803EBZ | 功能描述:BOARD EVALUATION FOR ADAV803 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PCI Express® (PCIe) 主要目的:接口，收發(fā)器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板 |
| EVAL-ADCMP551BRQ | 制造商:Analog Devices 功能描述:EVALUATION BOARD-HIGH SPEED COMPARATOR - Bulk |
| EVAL-ADCMP551BRQZ | 功能描述:BOARD EVALUATION ADCMP551BRQZ RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081 |
| EVAL-ADCMP552BRQ | 制造商:AD 制造商全稱:Analog Devices 功能描述:Single-Supply, High Speed PECL/LVPECL Comparators |
| EVAL-ADCMP552BRQZ | 功能描述:BOARD EVALUATION ADCMP552BRQZ RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。