I2C COMPATIBLE INTERFACE The ADuC" />
參數資料
型號: EVAL-ADUC842QS
廠商: Analog Devices Inc
文件頁數: 43/88頁
文件大?。?/td> 0K
描述: KIT DEV FOR ADUC842 QUICK START
標準包裝: 1
系列: QuickStart™ 套件
類型: MCU
適用于相關產品: ADuC842
所含物品: 評估板、電源、纜線、軟件和說明文檔
產品目錄頁面: 739 (CN2011-ZH PDF)
ADuC841/ADuC842/ADuC843
Rev. 0 | Page 48 of 88
I2C COMPATIBLE INTERFACE
The ADuC841/ADuC842/ADuC843 support a fully licensed
I2C serial interface. The I2C interface is implemented as a full
hardware slave and software master. SDATA is the data I/O pin,
and SCLOCK is the serial clock. These two pins are shared with
the MOSI and SCLOCK pins of the on-chip SPI interface. To
enable the I2C interface, the SPI interface must be turned off
(see SPE in Table 18) or the SPI interface must be moved to
P3.3, P3.4, and P3.5 via the CFG841.1/CFG842.1 bit. Application
Note uC001 describes the operation of this interface as imple-
mented and is available from the MicroConverter website at
Three SFRs are used to control the I2C interface and are
described in the following tables.
I2CCON
I2C Control Register
SFR Address
E8H
Power-On Default
00H
Bit Addressable
Yes
Table 19. I2CCON SFR Bit Designations, Master Mode
Bit No.
Name
Description
7
MDO
I2C Software Master Data Output Bit (Master Mode Only).
This data bit is used to implement a master I2C transmitter interface in software. Data written to this bit is output on
the SDATA pin if the data output enable (MDE) bit is set.
6
MDE
I2C Software Master Data Output Enable Bit (Master Mode Only).
Set by the user to enable the SDATA pin as an output (Tx).
Cleared by the user to enable the SDATA pin as an input (Rx).
5
MCO
I2C Software Master Clock Output Bit (Master Mode Only).
This data bit is used to implement a master I2C transmitter interface in software. Data written to this bit is output on
the SCLOCK pin.
4
MDI
I2C Software Master Data Input Bit (Master Mode Only).
This data bit is used to implement a master I2C receiver interface in software. Data on the SDATA pin is latched into
this bit on SCLOCK if the data output enable (MDE) bit is 0.
3
I2CM
I2C Master/Slave Mode Bit.
Set by the user to enable I2C software master mode.
Cleared by the user to enable I2C hardware slave mode.
2
----
Reserved.
1
----
Reserved.
0
----
Reserved.
Table 20. I2CCON SFR Bit Designations, Slave Mode
Bit No.
Name
Description
7
I2CSI
I2C Stop Interrupt Enable Bit.
Set by the user to enable I2C stop interrupts. If set, a stop bit that follows a valid start condition generates an
interrupt.
Cleared by the user to disable I2C stop interrupts.
6
I2CGC
I2C General Call Status Bit.
Set by hardware after receiving a general call address.
Cleared by the user.
5
I2CID1
I2C Interrupt Decode Bits.
4
I2CID0
Set by hardware to indicate the source of an I2C interrupt.
00
Start and Matching Address.
01
Repeated Start and Matching Address.
10
User Data.
11
Stop after a Start and Matching Address.
3
I2CM
I2C Master/Slave Mode Bit.
Set by the user to enable I2C software master mode.
Cleared by the user to enable I2C hardware slave mode.
相關PDF資料
PDF描述
V110C8C75BL CONVERTER MOD DC/DC 8V 75W
AIUR-09-821K INDUCTOR POWER 820UH 10% T/H
V110C8C75B3 CONVERTER MOD DC/DC 8V 75W
V110C8C75B2 CONVERTER MOD DC/DC 8V 75W
BQ2057PDGK IC ADV LINEAR CHRG MGMT 8-MSOP
相關代理商/技術參數
參數描述
EVAL-ADUC842QS1 制造商:AD 制造商全稱:Analog Devices 功能描述:MicroConverter 12-Bit ADCs and DACs with Embedded High Speed 62-kB Flash MCU
EVAL-ADUC842QSP1 制造商:AD 制造商全稱:Analog Devices 功能描述:MicroConverter 12-Bit ADCs and DACs with Embedded High Speed 62-kB Flash MCU
EVAL-ADUC842QSP2 制造商:AD 制造商全稱:Analog Devices 功能描述:MicroConverter 12-Bit ADCs and DACs with Embedded High Speed 62-kB Flash MCU
EVAL-ADUC842QSPZ 功能描述:KIT DEV QUICK START ADUC842 RoHS:是 類別:編程器,開發(fā)系統 >> 通用嵌入式開發(fā)板和套件(MCU、DSP、FPGA、CPLD等) 系列:QuickStart™ PLUS 套件 標準包裝:1 系列:PICDEM™ 類型:MCU 適用于相關產品:PIC10F206,PIC16F690,PIC16F819 所含物品:板,線纜,元件,CD,PICkit 編程器 產品目錄頁面:659 (CN2011-ZH PDF)
EVAL-ADUC842QS-U 制造商:Analog Devices 功能描述:TOOLS:DEVELOPMENT BOARDS H/W 制造商:Analog Devices 功能描述:QUICK START DEVELOPMENT SYSTEM - Bulk