- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄15531 > EVAL-ADUC842QS (Analog Devices Inc)KIT DEV FOR ADUC842 QUICK START PDF資料下載
參數(shù)資料
| 型號(hào)： | EVAL-ADUC842QS |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 67/88頁(yè) |
| 文件大小： | 0K |
| 描述： | KIT DEV FOR ADUC842 QUICK START |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | QuickStart™ 套件 |
| 類型： | MCU |
| 適用于相關(guān)產(chǎn)品： | ADuC842 |
| 所含物品： | 評(píng)估板、電源、纜線、軟件和說(shuō)明文檔 |
| 產(chǎn)品目錄頁(yè)面： | 739 (CN2011-ZH PDF) |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)當(dāng)前第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)
ADuC841/ADuC842/ADuC843
Rev. 0 | Page 7 of 88
1 Temperature Range –40°C to +85°C.
2 ADC linearity is guaranteed during normal MicroConverter core operation.
3 ADC LSB size = VREF/212, i.e., for internal VREF = 2.5 V, 1 LSB = 610 V, and for external VREF = 1 V, 1 LSB = 244 V.
4 These numbers are not production tested but are supported by design and/or characterization data on production release.
5 Offset and gain error and offset and gain error match are measured after factory calibration.
6 Based on external ADC system components, the user may need to execute a system calibration to remove additional external channel errors to achieve these
specifications.
7 SNR calculation includes distortion and noise components.
8 Channel-to-channel crosstalk is measured on adjacent channels.
9 The temperature monitor gives a measure of the die temperature directly; air temperature can be inferred from this result.
10 DAC linearity is calculated using:
Reduced code range of 100 to 4095, 0 V to VREF range.
Reduced code range of 100 to 3945, 0 V to VDD range.
DAC output load = 10 k and 100 pF.
11 DAC differential nonlinearity specified on 0 V to VREF and 0 V to VDD ranges.
12 DAC specification for output impedance in the unbuffered case depends on DAC code.
13 DAC specifications for ISINK, voltage output settling time, and digital-to-analog glitch energy depend on external buffer implementation in unbuffered mode. DAC in
unbuffered mode tested with OP270 external buffer, which has a low input leakage current.
14 Measured with CREF pin decoupled with 0.47 F capacitor to ground. Power-up time for the internal reference is determined by the value of the decoupling capacitor
chosen for the CREF pin.
15 When using an external reference device, the internal band gap reference input can be bypassed by setting the ADCCON1.6 bit.
16 Flash/EE memory reliability characteristics apply to both the Flash/EE program memory and the Flash/EE data memory.
17 Endurance is qualified to 100,000 cycles as per JEDEC Std. 22 method A117 and measured at –40°C, +25°C, and +85°C. Typical endurance at 25°C is 700,000 cycles.
18 Retention lifetime equivalent at junction temperature (TJ) = 55°C as per JEDEC Std. 22 method A117. Retention lifetime based on an activation energy of 0.6 eV derates
with junction temperature as shown in Figure 38 in the Flash/EE Memory Reliability section.
19 Power supply current consumption is measured in normal, idle, and power-down modes under the following conditions:
Normal Mode:
Reset = 0.4 V, digital I/O pins = open circuit, Core Clk changed via CD bits in PLLCON (ADuC842/ADuC843), core executing internal
software loop.
Idle Mode:
Reset = 0.4 V, digital I/O pins = open circuit, Core Clk changed via CD bits in PLLCON (ADuC842/ADuC843), PCON.0 = 1, core execution
suspended in idle mode.
Power-Down Mode:
Reset = 0.4 V, all Port 0 pins = 0.4 V, All other digital I/O and Port 1 pins are open circuit, Core Clk changed via CD bits in PLLCON
(ADuC842/ADuC843), PCON.0 = 1, core execution suspended in power-down mode, OSC turned on or off via OSC_PD bit (PLLCON.7) in
PLLCON SFR (ADuC842/ADuC843).
20 DVDD power supply current increases typically by 3 mA (3 V operation) and 10 mA (5 V operation) during a Flash/EE memory program or erase cycle.
21 Power supply currents are production tested at 5.25 V and 3.3 V for a 5 V and 3 V part, respectively.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| V110C8C75BL | CONVERTER MOD DC/DC 8V 75W |
| AIUR-09-821K | INDUCTOR POWER 820UH 10% T/H |
| V110C8C75B3 | CONVERTER MOD DC/DC 8V 75W |
| V110C8C75B2 | CONVERTER MOD DC/DC 8V 75W |
| BQ2057PDGK | IC ADV LINEAR CHRG MGMT 8-MSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-ADUC842QS1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:MicroConverter 12-Bit ADCs and DACs with Embedded High Speed 62-kB Flash MCU |
| EVAL-ADUC842QSP1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:MicroConverter 12-Bit ADCs and DACs with Embedded High Speed 62-kB Flash MCU |
| EVAL-ADUC842QSP2 | 制造商:AD 制造商全稱:Analog Devices 功能描述:MicroConverter 12-Bit ADCs and DACs with Embedded High Speed 62-kB Flash MCU |
| EVAL-ADUC842QSPZ | 功能描述:KIT DEV QUICK START ADUC842 RoHS:是 類別:編程器，開(kāi)發(fā)系統(tǒng) >> 通用嵌入式開(kāi)發(fā)板和套件（MCU、DSP、FPGA、CPLD等） 系列:QuickStart™ PLUS 套件 標(biāo)準(zhǔn)包裝:1 系列:PICDEM™ 類型:MCU 適用于相關(guān)產(chǎn)品:PIC10F206，PIC16F690，PIC16F819 所含物品:板，線纜，元件，CD，PICkit 編程器 產(chǎn)品目錄頁(yè)面:659 (CN2011-ZH PDF) |
| EVAL-ADUC842QS-U | 制造商:Analog Devices 功能描述:TOOLS:DEVELOPMENT BOARDS H/W 制造商:Analog Devices 功能描述:QUICK START DEVELOPMENT SYSTEM - Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。