- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4510 > EX256-TQG100A (Microsemi SoC)IC FPGA ANTIFUSE 12K 100-TQFP PDF資料下載
參數(shù)資料
| 型號： | EX256-TQG100A |
| 廠商： | Microsemi SoC |
| 文件頁數(shù)： | 29/48頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC FPGA ANTIFUSE 12K 100-TQFP |
| 標準包裝： | 90 |
| 系列： | EX |
| 邏輯元件/單元數(shù)： | 512 |
| 輸入/輸出數(shù)： | 81 |
| 門數(shù)： | 12000 |
| 電源電壓： | 2.3 V ~ 2.7 V |
| 安裝類型： | 表面貼裝 |
| 工作溫度： | -40°C ~ 125°C |
| 封裝/外殼： | 100-LQFP |
| 供應商設備封裝： | 100-TQFP（14x14） |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當前第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
eX Family FPGAs
Revision 10
1-31
Pin Description
CLKA/B
Routed Clock A and B
These pins are clock inputs for clock distribution networks. Input levels are compatible with standard TTL
or LVTTL specifications. The clock input is buffered prior to clocking the R-cells. If not used, this pin must
be set LOW or HIGH on the board. It must not be left floating.
GND
Ground
LOW supply voltage.
HCLK
Dedicated (Hardwired)
Array Clock
This pin is the clock input for sequential modules. Input levels are compatible with standard TTL or
LVTTL specifications. This input is directly wired to each R-cell and offers clock speeds independent of
the number of R-cells being driven. If not used, this pin must be set LOW or HIGH on the board. It must
not be left floating.
I/O
Input/Output
The I/O pin functions as an input, output, tristate, or bidirectional buffer. Based on certain configurations,
input and output levels are compatible with standard TTL or LVTTL specifications. Unused I/O pins are
automatically tristated by the Designer software.
LP
Low Power Pin
Controls the low power mode of the eX devices. The device is placed in the low power mode by
connecting the LP pin to logic HIGH. In low power mode, all I/Os are tristated, all input buffers are turned
OFF, and the core of the device is turned OFF. To exit the low power mode, the LP pin must be set LOW.
The device enters the low power mode 800 ns after the LP pin is driven to a logic HIGH. It will resume
normal operation 200
s after the LP pin is driven to a logic LOW. LP pin should not be left floating.
Under normal operating condition it should be tied to GND via 10 k
resistor.
NC
No Connection
This pin is not connected to circuitry within the device. These pins can be driven to any voltage or can be
left floating with no effect on the operation of the device.
PRA/PRB, I/O
Probe A/B
The Probe pin is used to output data from any user-defined design node within the device. This
diagnostic pin can be used independently or in conjunction with the other probe pin to allow real-time
diagnostic output of any signal path within the device. The Probe pin can be used as a user-defined I/O
when verification has been completed. The pin’s probe capabilities can be permanently disabled to
protect programmed design confidentiality.
TCK, I/O
Test Clock
Test clock input for diagnostic probe and device programming. In flexible mode, TCK becomes active
when the TMS pin is set LOW (refer to Table 1-4 on page 1-10). This pin functions as an I/O when the
boundary scan state machine reaches the “l(fā)ogic reset” state.
TDI, I/O
Test Data Input
Serial input for boundary scan testing and diagnostic probe. In flexible mode, TDI is active when the TMS
pin is set LOW (refer to Table 1-4 on page 1-10). This pin functions as an I/O when the boundary scan
state machine reaches the “l(fā)ogic reset” state.
TDO, I/O
Test Data Output
Serial output for boundary scan testing. In flexible mode, TDO is active when the TMS pin is set LOW
(refer to Table 1-4 on page 1-10). This pin functions as an I/O when the boundary scan state machine
reaches the "logic reset" state. When Silicon Explorer is being used, TDO will act as an output when the
"checksum" command is run. It will return to user I/O when "checksum" is complete.
相關PDF資料 |
PDF描述 |
|---|---|
| EP4CE10E22I8L | IC CYCLONE IV FPGA 10K 144EQFP |
| EP4CE10E22I7 | IC CYCLONE IV FPGA 10K 144EQFP |
| EP4CE10E22C6 | IC CYCLONE IV FPGA 10K 144EQFP |
| EP4CE10F17C8L | IC CYCLONE IV FPGA 10K 256FBGA |
| EP4CE10F17C7 | IC CYCLONE IV FPGA 10K 256FBGA |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| EX256-TQG100I | 功能描述:IC FPGA ANTIFUSE 12K 100-TQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:EX 標準包裝:90 系列:ProASIC3 LAB/CLB數(shù):- 邏輯元件/單元數(shù):- RAM 位總計:36864 輸入/輸出數(shù):157 門數(shù):250000 電源電壓:1.425 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 125°C 封裝/外殼:256-LBGA 供應商設備封裝:256-FPBGA（17x17） |
| EX256-TQG100PP | 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:eX Family FPGAs |
| EX-257-B-2 | 制造商:COOPER INDUSTRIES 功能描述:EXT 3/8 FMALE SQ DRV 1/4 MALE |
| EX-25-X-B-1-0-16-M16 | 制造商:Amphenol Aerospace 功能描述:CABLE GLAND, AMPHE-EX, SIZE 16 |
| EX-25-X-B-1-0-16-M20 | 制造商:Amphenol Aerospace 功能描述:CABLE GLAND, AMPHE-EX, SIZE 16 |
發(fā)布緊急采購，3分鐘左右您將得到回復。