- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1920 > FIN324CGFX (Fairchild Semiconductor)IC SER DES 24BIT ULP 42-BGA PDF資料下載
參數(shù)資料
| 型號(hào)： | FIN324CGFX |
| 廠商： | Fairchild Semiconductor |
| 文件頁數(shù)： | 17/19頁 |
| 文件大小： | 0K |
| 描述： | IC SER DES 24BIT ULP 42-BGA |
| 產(chǎn)品變化通告： | Mold Compound Change 09/May/2007 Design/Process Change 07/May/2007 |
| 標(biāo)準(zhǔn)包裝： | 3,000 |
| 系列： | SerDes™ |
| 功能： | 串行器/解串器 |
| 輸入類型： | LVCMOS |
| 輸出類型： | LVCMOS |
| 輸入數(shù)： | 24 |
| 輸出數(shù)： | 24 |
| 電源電壓： | 1.6 V ~ 3 V |
| 工作溫度： | -30°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 42-VFBGA |
| 供應(yīng)商設(shè)備封裝： | 42-BGA |
| 包裝： | 帶卷 (TR) |
2006 Fairchild Semiconductor Corporation
www.fairchildsemi.com
FIN324C Rev. 1.1.4
7
SerDes
FIN324C
—
24-Bit
Ultra-Low
Power
Serializer
/
Deserializer
Supporting
Single
and
Dual
Displays
Master/Slave READ Transactions
Read transactions have two phases: The Read-Control
Phase, where CNTL[5:0], R/W, CKSEL are transmitted
to the deserializer; and the Read-Data Phase, where
the DP[17:0] signals of the slave are read and
transmitted back to the master device. The slave device
generates its own strobe signal for latching in the data.
Slave data must be valid prior to the WCLKn signal
going HIGH.
Master Serializer Operation (Read Control Phase)
When the R/W signal is asserted HIGH and the
STROBE signal transitions LOW, the Read-Control
Phase of the read cycle is initiated. The R/W signal
must not transition until the READ cycle completes. For
a READ transaction, only eight control signals are
captured. The 18 DP bits are ignored during the READ
operation. The following sequence must occur for data
to be serialized properly:
1. CPU selects input strobe source (CKSEL=0 or 1).
2. CPU sends signals (R/W=1, CKSEL, CNTL[5:0]).
3. CPU sends LOW STROBE signal.
Slave Deserializer Operation (Read-Control Phase)
1. Captures data from serial transfer.
2. Internally decodes that this is a READ transaction.
3. Outputs control signals and prepares DP pins to
accept data.
4. Outputs falling edge of WCLK pulse.
Slave Serializer Read Operation (Read-Data Phase)
The slave serializer is enabled on the tail end of the
Read-Control Phase of operation. The operation of the
serializer is identical to the master serialization except
that the strobe signal is generated internally and only
the data bits DP[17:0] are captured.
1. Display device outputs data onto DP bus on falling
edge of WCLK.
2. Captures parallel data on generated rising edge of
WCLK signal.
3. Serializes data stream.
Master Deserializer Read Operation (Read-Data Phase):
1. Receives valid serial stream.
2. Outputs data DP[17:0].
3. CPU asserts rising edge of strobe signal to capture data.
SPI WRITE transaction
SPI mode is activated by asserting the PAR/SPI signal
low on both the master and slave device. A SPI write is
only performed when CKSEL=0. During a SPI
transaction, SCLK must be connected to CNTL[5] and is
the strobe source for serialization. SDAT is on CNTL[4]
and all of the remaining control signals and STRB0 are
serialized. STRB0 should be connected to the SPI
mode chip select.
On the rising edge of SCLK, all eight control signals
(CNTL[5:0], R/W, CKSEL) are captured and serialized.
The data signals are not sent. The deserializer captures the
serial stream and outputs it to the parallel port.
As shown in Table 2, SDAT and SCLK are output on
multiple pins. The DP[7] and DP[6] connections can be
used for displays with dual-mode operation and the
data pins are multiplexed with the SPI signals. CNTL[5]
and CNTL[4] signals can be used when the signals are
not multiplexed.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| FIN424CMLX | IC SERIALIZER 20BIT 32-MLP |
| FIN425CMLX | IC SERIALIZER 20BIT 32-MLP |
| FMS6502MTC24 | IC VIDEO SWITCH 8IN/6OUT 24TSSOP |
| FSA110UMX_F113 | IC SWITCH DPST 10-UMLP |
| FSA1208BQX | IC SWITCH OCTAL SPST 20DQFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| FIN324CMLX | 功能描述:顯示驅(qū)動(dòng)器和控制器 Serializer/Deseriali 24-Bit ULP RoHS:否 制造商:Panasonic Electronic Components 工作電源電壓:2.7 V to 5.5 V 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Reel |
| FIN3383 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Low Voltage 28-Bit Flat Panel Display Link Serializers |
| FIN3383MTD | 功能描述:LVDS 接口集成電路 Link Serializer LV 28Bit RoHS:否 制造商:Texas Instruments 激勵(lì)器數(shù)量:4 接收機(jī)數(shù)量:4 數(shù)據(jù)速率:155.5 Mbps 工作電源電壓:5 V 最大功率耗散:1025 mW 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-16 Narrow 封裝:Reel |
| FIN3383MTD_Q | 功能描述:LVDS 接口集成電路 Link Serializer LV 28Bit RoHS:否 制造商:Texas Instruments 激勵(lì)器數(shù)量:4 接收機(jī)數(shù)量:4 數(shù)據(jù)速率:155.5 Mbps 工作電源電壓:5 V 最大功率耗散:1025 mW 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-16 Narrow 封裝:Reel |
| FIN3383MTDX | 功能描述:LVDS 接口集成電路 Link Serializer LV 28Bit RoHS:否 制造商:Texas Instruments 激勵(lì)器數(shù)量:4 接收機(jī)數(shù)量:4 數(shù)據(jù)速率:155.5 Mbps 工作電源電壓:5 V 最大功率耗散:1025 mW 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-16 Narrow 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。