- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382961 > FM25W256 (Electronic Theatre Controls, Inc.) 256Kb FRAM Wide Voltage Serial Memory PDF資料下載
參數(shù)資料
| 型號： | FM25W256 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | 256Kb FRAM Wide Voltage Serial Memory |
| 中文描述： | 寬電壓的256Kb串行FRAM的記憶 |
| 文件頁數(shù)： | 2/13頁 |
| 文件大?。?/td> | 165K |
| 代理商： | FM25W256 |
FM25W256
Rev. 1.0
Aug. 2004
Page 2 of 13
Instruction Decode
Clock Generator
Control Logic
Write Protect
Instruction Register
Address Register
Counter
8192 x 32
FRAM Array
13
Data I/O Register
8
Nonvolatile Status
Register
3
WP
CS
HOLD
SCK
SO
SI
Figure 1. Block Diagram
Pin Descriptions
Pin Name
/CS
I/O
Input
Description
Chip Select: This active low input activates the device. When high, the device enters
low-power standby mode, ignores other inputs, and all outputs are tri-stated. When
low, the device internally activates the SCK signal. A falling edge on /CS must occur
prior to every op-code.
Serial Clock: All I/O activity is synchronized to the serial clock. Inputs are latched on
the rising edge and outputs occur on the falling edge. Since the device is static, the
clock frequency may be any value between 0 and 25 MHz and may be interrupted at
any time.
Hold: The /HOLD pin is used when the host CPU must interrupt a memory operation
for another task. When /HOLD is low, the current operation is suspended. The device
ignores any transition on SCK or /CS. All transitions on /HOLD must occur while
SCK is low.
Write Protect: This active low pin prevents write operations to the status register only.
A complete explanation of write protection is provided on pages 6 and 7.
Serial Input: All data is input to the device on this pin. The pin is sampled on the
rising edge of SCK and is ignored at other times. It should always be driven to a valid
logic level to meet I
DD
specifications.
* SI may be connected to SO for a single pin data interface.
Serial Output: This is the data output pin. It is driven during a read and remains tri-
stated at all other times including when /HOLD is low. Data transitions are driven on
the falling edge of the serial clock.
* SO may be connected to SI for a single pin data interface.
Power Supply (2.7V to 5.5V)
Ground
SCK
Input
/HOLD
Input
/WP
Input
SI
Input
SO
Output
VDD
VSS
Supply
Supply
相關PDF資料 |
PDF描述 |
|---|---|
| FM25W256-G | 256Kb FRAM Wide Voltage Serial Memory |
| FM25W256-S | 256Kb FRAM Wide Voltage Serial Memory |
| FM30C256 | 12 AMP MINIATURE POWER RELAY |
| FM30C256-S | 256Kb Data Collector |
| FM361 | 2mm TERMINAL STRIP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| FM25W256_13 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:256Kb Wide Voltage SPI F-RAM |
| FM25W256-G | 功能描述:F-RAM SPI FRAM 256k 3-5V RoHS:否 存儲容量:512 Kbit 組織:64 K x 8 接口:SPI 工作電源電壓:2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-8 封裝:Tube 制造商:Cypress Semiconductor |
| FM25W256-GTR | 功能描述:F-RAM SPI FRAM 256k 3-5V RoHS:否 存儲容量:512 Kbit 組織:64 K x 8 接口:SPI 工作電源電壓:2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-8 封裝:Tube 制造商:Cypress Semiconductor |
| FM25W256-S | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:256Kb FRAM Wide Voltage Serial Memory |
| FM25W3S-K121 | 制造商:FCT Group 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。