參數(shù)資料
型號: FW801A-DB
英文描述: Low-Power PHY IEEE 1394A-2000 One-Cable Transceiver/Arbiter Device
中文描述: 低功耗PHY的IEEE 1394A端口,2000年一電纜收發(fā)器/仲裁器裝置
文件頁數(shù): 1/24頁
文件大?。?/td> 378K
代理商: FW801A-DB
Data Sheet, Rev. 1
June 2001
FW801A Low-Power PHY
IEEE
1394A-2000
One-Cable Transceiver/Arbiter Device
Distinguishing Features
I
Compliant with
IEEE
Standard 1394a-2000,
IEEE
Standard for a High Performance Serial
Bus
Amendment 1.
I
Low power consumption during powerdown or
microlow-power sleep mode.
I
Supports extended BIAS_HANDSHAKE time for
enhanced interoperability with camcorders.
I
While unpowered and connected to the bus, will
not drive TPBIAS on the connected port even if
receiving incoming bias voltage on the port.
I
Does not require external filter capacitors for PLL.
I
Does not require a separate 5 V supply for 5 V link
controller interoperability.
I
Interoperable across 1394 cable with 1394 physi-
cal layers (PHY) using 5 V supplies.
I
Interoperable with 1394 link-layer controllers using
5 V supplies.
I
1394a-2000 compliant common mode noise filter
on incoming TPBIAS.
I
Powerdown features to conserve energy in bat-
tery-powered applications include:
— Device powerdown pin.
— Link interface disable using LPS.
— Inactive ports power down.
— Automatic microlow-power sleep mode during
suspend.
I
Interface to link-layer controller supports Annex J
electrical isolation as well as bus-keeper isolation.
Features
I
Provides one fully compliant cable port at
100 Mbits/s, 200 Mbits/s, and 400 Mbits/s.
I
Fully supports OHCI requirements.
I
Supports arbitrated short bus reset to improve
utilization of the bus.
I
Supports ack-accelerated arbitration and fly-by
concatenation.
I
Supports connection debounce.
I
Supports multispeed packet concatenation.
I
Supports PHY pinging and remote PHY access
packets.
I
Fully supports suspend/resume.
I
Supports PHY-link interface initialization and reset.
I
Supports 1394a-2000 register set.
I
Supports LPS/link-on as a part of PHY-link inter-
face.
I
Supports provisions of
IEEE
1394-1995
Standard
for a High Performance Serial Bus
.
I
Fully interoperable with
FireWire
implementation
of
IEEE
1394-1995.
I
Reports cable power fail interrupt when voltage at
CPS pin falls below 7.5 V.
I
Separate cable bias and driver termination voltage
supply for the port.
I
Meets
Intel
Mobile Power Guideline 2000
.
Other Features
I
48-pin TQFP package.
I
Single 3.3 V supply operation.
I
Data interface to link-layer controller provided
through 2/4/8 parallel lines at 50 Mbits/s.
I
25 MHz crystal oscillator and PLL provide transmit/
receive data at 100 Mbits/s, 200 Mbits/s, and
400 Mbits/s, and link-layer controller clock at
50 MHz.
I
Node power-class information signaling for system
power management.
I
Multiple separate package signals provided for
analog and digital supplies and grounds.
*
IEEE
is a registered trademark of The Institute of Electrical and
Electronics Engineers, Inc.
FireWire
is a registered trademark of Apple Computer, Inc.
Intel
is a registered trademark of Intel Corporation.
相關(guān)PDF資料
PDF描述
FW801 One-Cable Transceiver/Arbiter Device
FW80200M400 Microprocessor
FW80200M600 Microprocessor
FW80200M733 Microprocessor
FW802 Low-Power PHY IEEE 1394A-2000 Two-Cable Transceiver/Arbiter Device
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
FW801BF 制造商:AGERE 制造商全稱:AGERE 功能描述:Low-Power PHY 1394a-2000 One-Cable Transceiver/Arbiter Device
FW801BF-09-DB 制造商:AGERE 制造商全稱:AGERE 功能描述:Low-Power PHY 1394a-2000 One-Cable Transceiver/Arbiter Device
FW802 制造商:AGERE 制造商全稱:AGERE 功能描述:Low-Power PHY IEEE 1394A-2000 Two-Cable Transceiver/Arbiter Device
FW80200M400 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor
FW80200M400SL676 功能描述:IC I/O PROCESSOR 400MHZ 241-BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標(biāo)準(zhǔn)包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點(diǎn):- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應(yīng)商設(shè)備封裝:357-PBGA(25x25) 包裝:托盤