參數(shù)資料
型號(hào): FW803
英文描述: PHY IEEE 1394A Three-Cable Transceiver/Arbiter Device
中文描述: PHY的IEEE 1394A端口三線收發(fā)器/仲裁器裝置
文件頁(yè)數(shù): 1/24頁(yè)
文件大?。?/td> 395K
代理商: FW803
Data Sheet, Rev. 3
June 2001
FW803 PHY
IEEE
* 1394A
Three-Cable Transceiver/Arbiter Device
Distinguishing Features
I
Compliant with
IEEE
P1394a Draft 2.0
Standard
for a High Performance Serial Bus
(Supplement)
I
Supports extended BIAS_HANDSHAKE time for
enhanced interoperability with camcorders.
I
While unpowered and connected to the bus, will not
drive TPBIAS on a connected port even if receiving
incoming bias voltage on that port.
I
Does not require external filter capacitors for PLL.
I
Does not require a separate 5 V supply for 5 V link
controller interoperability.
I
Interoperable across 1394 cable with 1394 physical
layers (PHY) using 5 V supplies.
I
Interoperable with 1394 link-layer controllers using
5 V supplies.
I
Powerdown features to conserve energy in battery-
powered applications include:
— Device powerdown pin.
— Link interface disable using LPS.
— Inactive ports power down.
I
Interface to link-layer controller supports Annex J
electrical isolation as well as bus-keeper isolation.
Features
I
Provides three fully compliant cable ports at
100 Mbits/s, 200 Mbits/s, and 400 Mbits/s.
I
Fully supports open HCI requirements.
I
Supports arbitrated short bus reset to improve
utilization of the bus.
I
Supports ack-accelerated arbitration and fly-by con-
catenation.
I
Supports connection debounce.
I
Supports multispeed packet concatenation.
I
Supports PHY pinging and remote PHY access
packets.
I
Fully supports suspend/resume.
I
Supports PHY-link interface initialization and reset.
I
Supports 1394a-2000 register set.
I
Supports LPS/link-on as a part of PHY-link interface.
I
Supports provisions of
IEEE
1394-1995
Standard for
a High Performance Serial Bus
.
I
Fully interoperable with
FireWire
implementation of
IEEE
1394-1995.
I
Reports cable power fail interrupt when voltage at
CPS pin falls below 7.5 V.
I
Separate cable bias and driver termination voltage
supply for each port.
Other Features
I
64-pin TQFP package.
I
Single 3.3 V supply operation.
I
Data interface to link-layer controller provided
through 2/4/8 parallel lines at 50 Mbits/s.
I
25 MHz crystal oscillator and PLL provide transmit/
receive data at 100 Mbits/s, 200 Mbits/s, and
400 Mbits/s, and link-layer controller clock at
50 MHz.
I
Node power-class information signaling for system
power management.
I
Multiple separate package signals provided for ana-
log and digital supplies and grounds.
Description
The Agere Systems Inc. FW803 device provides the
analog physical layer functions needed to implement a
three-port node in a cable-based
IEEE
1394-1995 and
IEEE
1394a-2000 network.
*
IEEE
is a registered trademark of The Institute of Electrical and
Electronics Engineers, Inc.
FireWire
is a registered trademark of Apple Computer, Inc.
相關(guān)PDF資料
PDF描述
FW804-09-DB PHY IEEE 1394A Four-Cable Transceiver/Arbiter Device
FW804 PHY IEEE 1394A Four-Cable Transceiver/Arbiter Device
FW80960RP-33 I/O Controller
FW82439HX System Controller
FW82443BX Controller Miscellaneous - Datasheet Reference
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
FW803-09-DB 制造商:AGERE 制造商全稱:AGERE 功能描述:PHY IEEE 1394A Three-Cable Transceiver/Arbiter Device
FW80321M400 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:80321 I/O Processor
FW80321M400SL6R2 功能描述:IC I/O PROCESSOR CMOS 544BGA PKG RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標(biāo)準(zhǔn)包裝:40 系列:MPC83xx 處理器類型:32-位 MPC83xx PowerQUICC II Pro 特點(diǎn):- 速度:267MHz 電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 封裝/外殼:516-BBGA 裸露焊盤 供應(yīng)商設(shè)備封裝:516-PBGAPGE(27x27) 包裝:托盤
FW80321M600SL6R3 功能描述:IC MPU 32-BIT PCI XSCALE 544BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標(biāo)準(zhǔn)包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點(diǎn):- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應(yīng)商設(shè)備封裝:357-PBGA(25x25) 包裝:托盤
FW804 制造商:AGERE 制造商全稱:AGERE 功能描述:PHY IEEE 1394A Four-Cable Transceiver/Arbiter Device