參數(shù)資料
型號: GP2021
廠商: Mitel Networks Corporation
英文描述: GPS 12 channel Correlator(用于全球定位系統(tǒng)(GPS)接收器的12通道的C/A代碼基帶相關器)
中文描述: 全球定位系統(tǒng)12通道相關器(用于全球定位系統(tǒng)(GPS)的接收器的12通道的C / A電代碼基帶相關器)
文件頁數(shù): 32/62頁
文件大?。?/td> 371K
代理商: GP2021
38
GP2021
PERIPHERAL FUNCTIONS REGISTERS
The addresses for the Peripheral Functions Registers
are shown in the GP2021 Register Map.
These registers may be either 8 or 16 bits wide. Registers
which are byte wide are accessed via the top 8 bits of the data
bus, D<15:8>. During a byte wide read D<7:0> are held Low.
Each of the registers for the Real Time Clock, Dual UART,
System and General Control functions are described below.
Real Time Clock and Watchdog
The registers in the Real Time Clock are all byte wide.
RTC_LS,
RTC_2ND,
RTC_MS ,
(Read Addresses)
The clock time is output in these three eight bit read only
registers. All three registers are latched when a read is
performed of the LS Byte Register, so this should be read first.
In Power Down Mode the clock continues to run but access to
these registers is not possible.
CLOCK RESET
(Write Address)
A write to this address resets the clock divider and
counter, regardless of the data word written.
WATCHDOG RESET
(Write Address)
A write to this address resets the watchdog timer,
regardless of the data word written.
DUART
All the registers within the DUART are byte wide.
CONFIG_A,
CONFIG_B
(Write Address)
These registers allow the UARTs to be configured for
receive baud rate, parity and loopback. The configuration bit
functions are shown in Table 15. The missing binary
combinations of bit settings should not be used as the results
would be indeterminate.
Note that all bits are set Low by a UART A/B or a System reset,
thus causing UART A/B to default to a receive baud rate of
300, no parity and no loopback.
STATUS_A,
STATUS_B
(Read Address)
Reading from these register addresses will give the
current value of the channels status bits. The Status bit
functions are as shown in Table 16.
Bit
SET (High) by
CLEARER (Low) by RESET to
8
RX Valid Data
No RX Data
Low
Available
9
RX FIFO Full
RX FIFO Not Full
Low
10
RX FIFO
Read of UART Status
Low
Overflow
Register
11
TX
TX Register Empty
Low
Transmitting
12
TX FIFO Full
TX FIFO Not Full
Low
13
Parity Error
Read of UART Status
Low
Occured
Register
Low
14
Framing Error
Read of Uart Status
Low
15
Not Used
(Held High)
Table 16: Status bits available when reading the
STATUS_A and STATUS_B registers.
Table 15: Configuration of UARTs through CONFIG_A
and CONFIG_B registers.
Bit Setting
Function
Bit
11
10
9
8
Receiver Baud Rate
0
300
0
1
600
0
1
0
1200
0
1
2400
0
1
0
4800
0
1
0
1
9600
0
1
0
19.2k
0
1
38.4k
1
0
76.8k
Bit
13
12
Parity
0
No parity–bit not set or
checked for
1
Odd parity–parity added
so that the toatl number
of '1's in the word is even
1
0
Even parity–parity added
so that the total number
of '1's in the word is even
Bit
14
Loopback
0
No loopback–normal
operation
1
Loopback–the Tx output
drives the Rx input and
Tx pin is held HIGH
Bit
15
Test mode
0
Test mode bit in Ch A
only used for chip testing
only. This bit must be set
Low for Normal operation
1
Test mode
相關PDF資料
PDF描述
GP2021 GPS 12 channel Correlator Advance Information
GRM40Y5V105Z16 Circular Connector; MIL SPEC:MIL-C-26482, Series I, Solder; Body Material:Aluminum; Series:PT06; No. of Contacts:21; Connector Shell Size:22; Connecting Termination:Solder; Circular Shell Style:Straight Plug; Body Style:Straight
GRM42-6X5R475K10 50/100M SOT-23 CMOS RF LDO REGULATORS
GT- 32090 Highly Integrated Single-Chip System Controller(高集成單片系統(tǒng)控制器)
GT-48001A Switched Ethernet Controller For 10BaseX(10BaseX交換式快速以太網(wǎng)控制器)
相關代理商/技術參數(shù)
參數(shù)描述
GP2021IGGQ1R 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Correlator
GP202K 制造商:GTM 制造商全稱:GTM 功能描述:SURFACE MOUNT,SWITCHING DIODE
GP2030S 制造商:GTM 制造商全稱:GTM 功能描述:N AND P-CHANNEL ENHANCEMENT MODE POWER MOSFET
GP2-031X250-50 制造商:GROOV-PIN 功能描述:
GP204 制造商:DEC 制造商全稱:DEC 功能描述:2 AMP SOFT GLASS PASSIVATED DIODES