- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄299161 > GS816037T-133I (GSI TECHNOLOGY) 512K X 36 CACHE SRAM, 3.5 ns, PQFP100 PDF資料下載
參數(shù)資料
| 型號： | GS816037T-133I |
| 廠商： | GSI TECHNOLOGY |
| 元件分類： | SRAM |
| 英文描述： | 512K X 36 CACHE SRAM, 3.5 ns, PQFP100 |
| 封裝： | TQFP-100 |
| 文件頁數(shù)： | 25/29頁 |
| 文件大?。?/td> | 901K |
| 代理商： | GS816037T-133I |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當(dāng)前第25頁第26頁第27頁第28頁第29頁
5/5
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Revision: 5/17/02
GS816019/33/37T
Datasheet Errata
TQFP Pin Description
Pin Location
Symbol
Type
Description
37, 36
A0, A1
I
Address field LSBs and Address Counter preset Inputs
35, 34, 33, 32, 100, 99, 82, 81, 44, 45, 46,
47, 48, 49, 50, 43, 42
A2–A18
I
Address Inputs
80
A19
I
Address Inputs (x18 versions)
63, 62, 59, 58, 57, 56, 53, 52
68, 69, 72, 73, 74, 75, 78, 79
13, 12, 9, 8, 7, 6, 3, 2
18, 19, 22, 23, 24, 25, 28, 29
DQA1–DQA8
DQB1–DQB8
DQC1–DQC8
DQD1–DQD8
I/O
Data Input and Output pins (x32, x36 Version)
51, 80, 1, 30
DQA9, DQB9,
DQC9, DQD9
I/O
Data Input and Output pins (x36 Version)
51, 80, 1, 30
NC
No Connect (x32 Version)
58, 59, 62, 63, 68, 69, 72, 73, 74
8, 9, 12, 13, 18, 19, 22, 23, 24
DQA1–DQA9
DQB1–DQB9
I/O
Data Input and Output pins (x18 Version)
51, 52, 53, 56, 57
75, 78, 79, 95, 96,
1, 2, 3, 6, 7,
25, 28, 29, 30
NC
—
No Connect (x18 Version)
87
BW
IByte Write—Writes all enabled bytes; active low
93, 94
BA, BB
I
Byte Write Enable for DQA, DQB Data I/Os; active low
95, 96
BC, BD
I
Byte Write Enable for DQC, DQD Data I/Os; active low
(x32, x36 Version)
89
CK
I
Clock Input Signal; active high
88
GW
I
Global Write Enable—Writes all bytes; active low
98, 92
E1, E3
I
Chip Enable; active low
97
E2
I
Chip Enable; active high
86
G
I
Output Enable; active low
83
ADV
I
Burst address counter advance enable; active low
84, 85
ADSP, ADSC
I
Address Strobe (Processor, Cache Controller); active low
64
ZZ
I
Sleep Mode control; active high
31
LBO
I
Linear Burst Order mode; active low
15, 41, 65, 91
VDD
I
Core power supply
5,10,17, 21, 26, 40, 55, 60, 67, 71, 76, 90
VSS
I
I/O and Core Ground
4, 11, 20, 27, 54, 61, 70, 77
VDDQ
I
Output driver power supply
16, 38, 39, 66
NC
—
No Connect
14
VDDQ/DNU
—
VDDQ or VDD (must be tied high)
or
Do Not Use (must be left floating)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GS8160E18AT-300 | 1M X 18 CACHE SRAM, 5 ns, PQFP100 |
| GS8160V18AGT-150IT | 1M X 18 CACHE SRAM, 7.5 ns, PQFP100 |
| GS8160V36BGT-150I | 512K X 36 CACHE SRAM, 7.5 ns, PQFP100 |
| GS8160ZV18AGT-150I | 1M X 18 ZBT SRAM, 7.5 ns, PQFP100 |
| GS8161E36AT-300IT | 512K X 36 CACHE SRAM, 5 ns, PQFP100 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GS8160E18BGT-150 | 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 2.5V/3.3V 18MBIT 1MX18 7.5NS/3.8NS 100TQFP - Trays |
| GS8160E18BGT-150I | 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 2.5V/3.3V 18MBIT 1MX18 7.5NS/3.8NS 100TQFP - Trays |
| GS8160E18BGT-150IV | 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 1.8V/2.5V 18MBIT 1MX18 7.5NS/3.8NS 100TQFP - Trays |
| GS8160E18BGT-150V | 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 1.8V/2.5V 18MBIT 1MX18 7.5NS/3.8NS 100TQFP - Trays |
| GS8160E18BGT-200 | 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 2.5V/3.3V 18MBIT 1MX18 6.5NS/3NS 100TQFP - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。