參數(shù)資料
型號: GS8161E36AT-300IT
廠商: GSI TECHNOLOGY
元件分類: SRAM
英文描述: 512K X 36 CACHE SRAM, 5 ns, PQFP100
封裝: TQFP-100
文件頁數(shù): 8/34頁
文件大?。?/td> 701K
代理商: GS8161E36AT-300IT
Rev: 1.03a 5/2003
16/34
2001, Giga Semiconductor, Inc.
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
GS8161E18A(T/D)/GS8161E32A(D)/GS8161E36A(T/D)
Preliminary
Power Supply Voltage Ranges
Parameter
Symbol
Min.
Typ.
Max.
Unit
Notes
3.3 V Supply Voltage
VDD3
3.0
3.3
3.6
V
2.5 V Supply Voltage
VDD2
2.3
2.5
2.7
V
3.3 V VDDQ I/O Supply Voltage
VDDQ3
3.0
3.3
3.6
V
2.5 V VDDQ I/O Supply Voltage
VDDQ2
2.3
2.5
2.7
V
Notes:
1.
The part numbers of Industrial Temperature Range versions end the character “I”. Unless otherwise noted, all performance specifica-
tions quoted are evaluated for worst case in the temperature range marked on the device.
2. Input Under/overshoot voltage must be –2 V > Vi < VDDn+2 V not to exceed 4.6 V maximum, with a pulse width not to exceed 20% tKC.
VDDQ3 Range Logic Levels
Parameter
Symbol
Min.
Typ.
Max.
Unit
Notes
VDD Input High Voltage
VIH
2.0
VDD + 0.3
V1
VDD Input Low Voltage
VIL
–0.3
0.8
V
1
VDDQ I/O Input High Voltage
VIHQ
2.0
VDDQ + 0.3
V1,3
VDDQ I/O Input Low Voltage
VILQ
–0.3
0.8
V
1,3
Notes:
1.
The part numbers of Industrial Temperature Range versions end the character “I”. Unless otherwise noted, all performance specifica-
tions quoted are evaluated for worst case in the temperature range marked on the device.
2. Input Under/overshoot voltage must be –2 V > Vi < VDDn+2 V not to exceed 4.6 V maximum, with a pulse width not to exceed 20% tKC.
3. VIHQ (max) is voltage on VDDQ pins plus 0.3 V.
VDDQ2 Range Logic Levels
Parameter
Symbol
Min.
Typ.
Max.
Unit
Notes
VDD Input High Voltage
VIH
0.6*VDD
VDD + 0.3
V1
VDD Input Low Voltage
VIL
–0.3
0.3*VDD
V1
VDDQ I/O Input High Voltage
VIHQ
0.6*VDD
VDDQ + 0.3
V1,3
VDDQ I/O Input Low Voltage
VILQ
–0.3
0.3*VDD
V1,3
Notes:
1.
The part numbers of Industrial Temperature Range versions end the character “I”. Unless otherwise noted, all performance specifica-
tions quoted are evaluated for worst case in the temperature range marked on the device.
2. Input Under/overshoot voltage must be –2 V > Vi < VDDn+2 V not to exceed 4.6 V maximum, with a pulse width not to exceed 20% tKC.
3. VIHQ (max) is voltage on VDDQ pins plus 0.3 V.
相關(guān)PDF資料
PDF描述
GS8161Z36AGT-275I 512K X 36 ZBT SRAM, 5.25 ns, PQFP100
GS816272C-150T 256K X 72 CACHE SRAM, 7.5 ns, PBGA209
GS8171DW72AGC-250 256K X 72 STANDARD SRAM, 2.1 ns, PBGA209
GS8171DW72AGC-350IT 256K X 72 STANDARD SRAM, 1.7 ns, PBGA209
GS820H32GT-138I 64K X 32 CACHE SRAM, 9.7 ns, PQFP100
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GS8161E36BD-150 制造商:GSI Technology 功能描述:SRAM SYNC QUAD 2.5V/3.3V 18MBIT 512KX36 7.5NS/3.8NS 165FBGA - Trays
GS8161E36BD-150I 制造商:GSI Technology 功能描述:SRAM SYNC QUAD 2.5V/3.3V 18MBIT 512KX36 7.5NS/3.8NS 165FBGA - Trays
GS8161E36BD-150IV 制造商:GSI Technology 功能描述:SRAM SYNC QUAD 1.8V/2.5V 18MBIT 512KX36 7.5NS/3.8NS 165FPBGA - Trays
GS8161E36BD-150V 制造商:GSI Technology 功能描述:SRAM SYNC QUAD 1.8V/2.5V 18MBIT 512KX36 7.5NS/3.8NS 165FPBGA - Trays
GS8161E36BD-200 制造商:GSI Technology 功能描述:SRAM SYNC QUAD 2.5V/3.3V 18MBIT 512KX36 6.5NS/3NS 165FBGA - Trays