- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄299161 > GS8171DW72AGC-350IT (GSI TECHNOLOGY) 256K X 72 STANDARD SRAM, 1.7 ns, PBGA209 PDF資料下載
參數(shù)資料
| 型號： | GS8171DW72AGC-350IT |
| 廠商： | GSI TECHNOLOGY |
| 元件分類： | SRAM |
| 英文描述： | 256K X 72 STANDARD SRAM, 1.7 ns, PBGA209 |
| 封裝： | 14 X 22 MM, 1 MM PITCH, LEAD FREE, BGA-209 |
| 文件頁數(shù)： | 1/33頁 |
| 文件大?。?/td> | 1041K |
| 代理商： | GS8171DW72AGC-350IT |
當前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁
GS8171DW36/72AC-350/333/300/250
18Mb
Σ1x1Dp HSTL I/O
Double Late Write SigmaRAM
250 MHz–350 MHz
1.8 V VDD
1.5 V I/O
209-Bump BGA
Commercial Temp
Industrial Temp
Rev: 1.04 4/2005
1/33
2003, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Features
Double Late Write mode, Pipelined Read mode
JEDEC-standard SigmaRAM
pinout and package
1.8 V +150/–100 mV core power supply
1.5 V HSTL Interface
ZQ controlled programmable output drive strength
Dual Cycle Deselect
Burst Read and Write option
Fully coherent read and write pipelines
Echo Clock outputs track data output drivers
Byte write operation (9-bit bytes)
2 user-programmable chip enable inputs
IEEE 1149.1 JTAG-compliant Serial Boundary Scan
209-bump, 14 mm x 22 mm, 1 mm bump pitch BGA package
Pin-compatible with future 36Mb, 72Mb, and 144Mb
devices
Pb-Free 209-bump BGA package available
SigmaRAM Family Overview
GS8171DW36/72A SigmaRAMs are built in compliance with
the SigmaRAM pinout standard for synchronous SRAMs.
They are 18,874,368-bit (18Mb) SRAMs. This family of wide,
very low voltage HSTL I/O SRAMs is designed to operate at
the speeds needed to implement economical high performance
networking systems.
ΣRAMs are offered in a number of configurations including
Late Write, Double Late Write, and Double Data Rate (DDR).
The logical differences between the protocols employed by
these RAMs mainly involve various approaches to write
cueing and data transfer rates. The
ΣRAM
family standard
allows a user to implement the interface protocol best suited to
the task at hand.
Functional Description
Because SigmaRAMs are synchronous devices, address data
inputs and read/write control inputs are captured on the rising
edge of the input clock. Write cycles are internally self-timed
and initiated by the rising edge of the clock input. This feature
eliminates complex off-chip write pulse generation required by
asynchronous SRAMs and simplifies input signal timing.
ΣRAMs support pipelined reads utilizing a rising-edge-
triggered output register. They also utilize a Dual Cycle
Deselect (DCD) output deselect protocol.
ΣRAMs are implemented with high performance CMOS
technology and are packaged in a 209-bump BGA.
209-Bump, 14 mm x 22 mm BGA
1 mm Bump Pitch, 11 x 19 Bump Array
Bottom View
Parameter Synopsis
Key Fast Bin Specs
Symbol
- 350
Cycle Time
tKHKH
2.86 ns
Access Time
tKHQV
1.7 ns
相關PDF資料 |
PDF描述 |
|---|---|
| GS820H32GT-138I | 64K X 32 CACHE SRAM, 9.7 ns, PQFP100 |
| GS820H32GT-5I | 64K X 32 CACHE SRAM, 12 ns, PQFP100 |
| GS832032AGT-200 | CACHE SRAM, PQFP100 |
| GS8320V32GT-166IT | 1M X 32 CACHE SRAM, 8 ns, PQFP100 |
| GS832236B-225 | 1M X 36 CACHE SRAM, 7 ns, PBGA119 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| GS8180Q36D-167X | 制造商:GSI Technology 功能描述:512K X 36 (18 MEG)SIGMA QUAD I -SEPERATE I/O BURST OF 2 - Trays |
| GS8180QV36BGD-167 | 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 2.5V 18MBIT 512KX36 2.5NS 165FPBGA - Trays |
| GS8180QV36BGD-167I | 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 2.5V 18MBIT 512KX36 2.5NS 165FPBGA - Trays |
| GS8182D08BD-167 | 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 1.8V 16MBIT 2MX8 0.5NS 165FPBGA - Trays |
| GS8182D08BD-250 | 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 1.8V 16MBIT 2MX8 0.45NS 165FPBGA - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復。