- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362742 > EP6101 (Altera Corporation) Classic EPLD Family(典型EPLD系列器件) PDF資料下載
參數(shù)資料
| 型號(hào)： | EP6101 |
| 廠商： | Altera Corporation |
| 英文描述： | Classic EPLD Family(典型EPLD系列器件) |
| 中文描述： | 經(jīng)典系列可編程邏輯器件（典型可編程邏輯器件系列器件） |
| 文件頁(yè)數(shù)： | 6/15頁(yè) |
| 文件大小： | 227K |
| 代理商： | EP6101 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)當(dāng)前第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)
974
Altera Corporation
AN 78: Understanding MAX 5000 & Classic Timing
Classic Devices
The architecture for the Classic device family, which includes the EP610,
EP610I, EP910, EP910I , and EP1810 devices, provides registered and
combinatorial capabilities. Registers can be clocked from a global clock or
through a product-term array clock, and can be asynchronously cleared.
When the global clock is used, the output enable signal can be controlled
by a product term.
Figure 3
shows the timing model for these Classic
devices.
Figure 3. Classic Device Timing Model
If the register is bypassed, the delay between the logic array and the output buffer is zero.
Calculating
Timing Delays
You can calculate pin-to-pin timing delays for any device with the
appropriate timing model and internal timing parameters. Each external
timing parameter is calculated from a combination of internal timing
parameters.
Figure 4
shows the external timing parameters for the
MAX 5000 and Classic device families. Classic devices include the EP610,
EP610I, EP910, EP910I , and EP1810 devices only. To calculate the delay
for a signal that follows a different path through the device, refer to the
timing models shown in
Figures 1
through
3
to determine which internal
timing parameters to add together.
Register
t
SU
t
H
I/O
Delay
t
IO
Feedback
Delay
t
FD
Input
Delay
t
IN
Logic Array
Delay
t
LAD
t
CLR
Array Clock
Delay
t
IC
Output
Delay
t
OD
t
XZ
t
ZX
Global Clock
Delay
t
ICS
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EP9101 | Classic EPLD Family(典型EPLD系列器件) |
| EP1810 | Classic EPLD Family(典型EPLD系列器件) |
| EP610 | Classic EPLD Family(典型EPLD系列器件) |
| EP910 | Classic EPLD Family(典型EPLD系列器件) |
| EP7209 | Ultra-Low-Power Audio Decoder System-on-Chip |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EP-610419-2.5-9 | 功能描述:打印機(jī) Label ID 41.9x61mm EP RoHS:否 制造商:Seiko Instruments 產(chǎn)品:Printer 電源電壓: 每行點(diǎn)數(shù):9 x 320 打印速度:52.5 cps, 80 cps 紙張寬度:112 mm |
| EP610ALC-10 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:UV-Erasable/OTP PLD |
| EP610ALC-12 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:UV-Erasable/OTP PLD |
| EP610ALC-15 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:UV-Erasable/OTP PLD |
| EP610ALC-7 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:UV-Erasable/OTP PLD |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。