參數(shù)資料
型號: HC55121IM
廠商: INTERSIL CORP
元件分類: 模擬傳輸電路
英文描述: TRANSISTOR,BJT,NPN,70V V(BR)CEO,1.5A I(C),TO-39
中文描述: TELECOM-SLIC, PQCC28
封裝: PLASTIC, MS-018AB, LCC-28
文件頁數(shù): 18/35頁
文件大?。?/td> 382K
代理商: HC55121IM
4-18
EXAMPLE:
Calculate Z
T
to make Z
TR
= 600
in series with 2.16
μ
F.
R
P
= 30
.
j
ω
2.16X10
6
Z
T
= 114k
in series with 0.0108
μ
F.
Note: Some impedance models, with a series capacitor, will
cause the op-amp feedback to behave as an open circuit
DC. A resistor with a value of about 10 times the reactance
of the Z
T
capacitor (2.16
μ
F/200 = 10.8nF) at the low
frequency of interest (200Hz for example) can be placed in
parallel with the capacitor in order to solve the problem
(736k
for a 10.8nF capacitor).
Calculating Tip and Ring Voltages
The
on hook
tip to ground voltage is calculated using
Equation 34. The minus 1.0 volt results from the SLIC self
programming. ISH- is the maximum loop current for a
constant on hook overhead voltage (ISH- = I
SHD
(0.6)) and
the value of R
SAT(off)
is calculated in Equation 4.
On hook Tip Voltage
The
off hook
tip to ground voltage is calculated using
Equation 35. I
LOOP(min)
is the minimum loop current
allowed by the design and the value of R
SAT(off)
is calculated
in Equation 4.
Off hook Tip Voltage
The
on hook
ring to ground voltage is calculated using
Equation 36. The 1.5 volt results from the SLIC self
programming. ISH- is the maximum loop current for a
constant on hook overhead voltage (ISH- = I
SHD
(0.6)) and
the value of R
SAT(off)
is calculated in Equation 4.
On hook Ring Voltage
The calculation of the ring voltage with respect to ground in
the off hook condition is dependent upon whether the SLIC
is in current limit or not.
The
off hook
ring to ground voltage (in current limit) is
calculated using Equation 37. I
LIM
is the programmed loop
current limit and R
L
is the load resistance across tip and
ring. The minus 0.2V is a correction factor for the 60k
slope
in Figure 15.
Off hook Ring Voltage in Current Limit
The
off hook
ring to ground voltage (not in current limit) is
calculated using Equation 38. The 1.5V results from the
SLIC self programming. I
LOOP(min)
is the minimum loop
current allowed by the design and the value of R
SAT(off)
is
calculated in Equation 4.
Off hook Ring Voltage not in Current Limit
Layout Considerations
Systems with Dual Supplies (V
BH
and V
BL
)
If the V
BL
supply is
not
derived from the V
BH
supply, it is
recommended that an additional diode be placed in series
with the V
BH
supply. The orientation of this diode is anode
on pin 8 of the device and cathode to the external supply.
This external diode will inhibit large currents and potential
damage to the SLIC, in the event the V
BH
supply is shorted
to GND. If V
BL
is derived from V
BH
then this diode is not
required.
Floating the PTG Pin
The PTG pin is a high impedance pin (500k
) that is used to
program the 2-wire to 4-wire gain to either 0dB or -6dB.
If 0dB is required, it is necessary to float the PTG pin. The
PC board interconnect should be as short as possible to
minimize stray capacitance on this pin. Stray capacitance on
this pin forms a low pass filter and will cause the 2-wire to
4-wire gain to roll off at the higher frequencies.
If a 2-wire to 4-wire gain of -6dB is required, the PTG pin
should be grounded as close to the device as possible.
SPM Pin
For optimum performance, the PC board interconnect the
SPM pin should be as short as possible. If pulses metering
is not being used, then this pin should be grounded as close
to the device pin as possible.
RLIM Pin
The current limiting resistor R
LIM
needs to be as close to the
RLIM pin as possible.
Layout of the 2-Wire Impedance Matching
Resistor Z
T
Proper connection to the ZT pin is to have the external Z
T
network as close to the device pin as possible.
The ZT pin is a high impedance pin that is used to set the
proper feedback for matching the impedance of the 2-wire
side. This will eliminate circuit board capacitance on this pin
to maintain the 2-wire return loss across frequency.
Z
T
200 600
-----------------------------------
2
( )
30
(
)
+
=
(EQ. 33)
V
TIP onhook
)
1.0V
ISH-
(
)
R
----------------------
+
=
(EQ. 34)
V
TIP offhook
I
LOOP MAX
)
1V
×
I
LOOP min
)
(
)
R
)
--------------------------
=
(EQ. 35)
)
R
P
V
RING onhook
)
V
BH
1.5V
ISH
(
)
R
)
--------------------------
+
+
=
(EQ. 36)
V
RING CL
)
V
TIP offhook
)
I
LOOP MAX
)
R
L
0.2V
=
(EQ. 37)
V
RING NCL
I
LOOP MIN
)
V
BH
R
P
1.5V
I
LOOP min
)
(
)
R
)
--------------------------
+
+
=
(EQ. 38)
)
×
HC55120, HC55121, HC55130, HC55131, HC55140, HC55141, HC55142, HC55143, HC55150, HC55151
相關(guān)PDF資料
PDF描述
HC55130IB IC-VLTG REG +6V TO220 ISO
HC55130IM IC-VLTG REG +9V TO220 ISO
HC55131 Low Power Universal SLIC Family
HC55131IM IC-VLTG REG+12V TO220 ISO
HC55151CM Low Power Universal SLIC Family
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HC55121IMZ 功能描述:電信線路管理 IC LW PWR SLIC POLV/MTRING 53DB RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray
HC5512C 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC
HC5513 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:TR909 DLC/FLC SLIC with Low Power Standby
HC5513_03 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:TR909 DLC/FLC SLIC with Low Power Standby
HC55130 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Low Power Universal SLIC Family