- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371779 > HCS100 (Microchip Technology Inc.) Bi-directional Authenticator(雙向文電鑒別碼) PDF資料下載
參數(shù)資料
| 型號： | HCS100 |
| 廠商： | Microchip Technology Inc. |
| 英文描述： | Bi-directional Authenticator(雙向文電鑒別碼) |
| 中文描述： | 雙向認證者（雙向文電鑒別碼） |
| 文件頁數(shù)： | 105/170頁 |
| 文件大?。?/td> | 4191K |
| 代理商： | HCS100 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁當(dāng)前第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁
2003 Microchip Technology Inc.
Preliminary
DS40300C-page 103
PIC16F62X
TABLE 14-9:
SUMMARY OF INTERRUPT REGISTERS
14.7
Context Saving During Interrupts
During an interrupt, only the return PC value is saved
on the stack. Typically, users may wish to save key
registers during an interrupt (e.g., W register and
STATUS register). This will have to be implemented in
software.
Example 14-2 stores and restores the STATUS and W
registers. The user register, W_TEMP, must be defined
in a common memory location (i.e., W_TEMP is
defined at 0x70 in Bank 0 and is therefore, accessible
at 0xF0, 0x17 and 0xIFD). The Example 14-2:
Stores the W register
Stores the STATUS register
Executes the ISR code
Restores the STATUS (and bank select bit
register)
Restores the W register
EXAMPLE 14-2:
SAVING THE STATUS
AND W REGISTERS IN
RAM
14.8
Watchdog Timer (WDT)
The Watchdog Timer is a free running on-chip RC
oscillator which does not require any external compo-
nents. This RC oscillator is separate from the ER
oscillator of the CLKIN pin. That means that the WDT
will run, even if the clock on the OSC1 and OSC2 pins
of the device has been stopped, for example, by
execution of a
SLEEP
instruction. During normal
operation, a WDT timeout generates a device RESET.
If the device is in SLEEP mode, a WDT timeout causes
the device to wake-up and continue with normal opera-
tion. The WDT can be permanently disabled by
programming the configuration bit WDTE as clear
(Section 14.1).
14.8.1
WDT PERIOD
The WDT has a nominal timeout period of 18 ms (with
no prescaler). The timeout periods vary with tempera-
ture, V
DD
and process variations from part to part (see
DC specs). If longer timeout periods are desired, a
postscaler with a division ratio of up to 1:128 can be
assigned to the WDT under software control by writing
to the OPTION register. Thus, timeout periods up to 2.3
seconds can be realized.
The
CLRWDT
and
SLEEP
instructions clear the WDT
and the postscaler, if assigned to the WDT, and prevent
it from timing out and generating a device RESET.
The TO bit in the STATUS register will be cleared upon
a Watchdog Timer timeout.
14.8.2
WDT PROGRAMMING
CONSIDERATIONS
It should also be taken in account that under worst case
conditions (V
DD
= Min., Temperature = Max., max.
WDT prescaler), it may take several seconds before a
WDT timeout occurs.
Address
Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Value on
POR Reset
Value on all
other
RESETS
(1)
0Bh
INTCON
GIE
PEIE
T0IE
INTE
RBIE
T0IF
INTF
RBIF
0000 000x
0000 -000
0000 -000
0000 000u
0000 -000
0000 -000
0Ch
PIR1
EEIF
CMIF
RCIF
TXIF
—
CCP1IF
TMR2IF TMR1IF
8Ch
PIE1
EEIE
CMIE
RCIE
TXIE
—
CCP1IE TMR2IE TMR1IE
Note
1:
Other (non Power-up) Resets include MCLR Reset, Brown-out Detect Reset and Watchdog Timer Reset during normal
operation.
MOVWF
W_TEMP
;copy W to temp register,
could be in either bank
SWAPF
STATUS,W
;swap status to be saved
into W
BCF
STATUS,RP0
;change to bank 0 regardless
of current bank
MOVWF
STATUS_TEMP
;save status to bank 0
register
:
: (ISR)
:
SWAPF
STATUS_TEMP,W
;swap STATUS_TEMP register
into W, sets bank to origi-
nal
state
MOVWF
STATUS
;move W into STATUS register
SWAPF
W_TEMP,F
;swap W_TEMP
SWAPF
W_TEMP,W
;swap W_TEMP into W
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HCS120 | Bi-directional Authenticator(雙向文電鑒別碼) |
| HCS405 | Code Hopping Encoder(KeeLoq 碼編碼器) |
| HCS109HMSR | Connector Dust Cap; For Use With:RJ45 Field Bus Hexagonal Jam Nut Receptacles, RJF71B; Accessory Type:RJ Field Bus; Approval Categories:UL94V-0 Flammability rated; Body Material:Metallic Housing; Color:Black; Series:RJ Field Bus |
| HCS109DMSR | Radiation Hardened Dual JK Flip Flop |
| HCS109KMSR | Radiation Hardened Dual JK Flip Flop |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HCS1009-049 | 制造商:ITT Interconnect Solutions 功能描述:CA121003-7 |
| HCS1009-050 | 制造商:Sunbank (Meggitt) 功能描述:CCUP20-34 |
| HCS1009-058 | 制造商:Glenair Inc 功能描述:MS25042-16DA |
| HCS1009-091 | 制造商:ITT Interconnect Solutions 功能描述:CB 3C 3#12 PIN RECP BOX |
| HCS1009-092 | 制造商:ITT Interconnect Solutions 功能描述:CB 3C 3#12 SKT RECP BOX |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。