參數(shù)資料
型號： HCS100
廠商： Microchip Technology Inc.
英文描述： Bi-directional Authenticator(雙向文電鑒別碼)
中文描述： 雙向認證者（雙向文電鑒別碼）
文件頁數(shù)： 79/170頁
文件大?。?/td> 4191K
代理商： HCS100
2003 Microchip Technology Inc.
Preliminary
DS40300C-page 77
PIC16F62X
12.2.2
ADEN USART ASYNCHRONOUS
RECEIVER
The receiver block diagram is shown in Figure 12-8.
The data is received on the RB1/RX/DT pin and drives
the data recovery block. The data recovery block is
actually a high speed shifter operating at x16 times the
baud rate, whereas the main receive serial shifter
operates at the bit rate or at F
OSC
.
Once Asynchronous mode is selected, reception is
enabled by setting bit CREN (RCSTA<4>).
The heart of the receiver is the Receive (serial) Shift
register (RSR). After sampling the STOP bit, the
received data in the RSR is transferred to the RCREG
register (if it is empty). If the transfer is complete, flag
bit RCIF (PIR1<5>) is set. The actual interrupt can be
enabled/disabled by setting/clearing enable bit RCIE
(PIE1<5>). Flag bit RCIF is a read only bit which is
cleared by the hardware. It is cleared when the RCREG
register has been read and is empty. The RCREG is a
double buffered register ( i.e., it is a two-deep FIFO).
It is possible for two bytes of data to be received and
transferred to the RCREG FIFO, and a third byte begin
shifting to the RSR register. On the detection of the
STOP bit of the third byte, if the RCREG register is still
full, then overrun error bit OERR (RCSTA<1>) will be
set. The word in the RSR will be lost. The RCREG
register can be read twice to retrieve the two bytes in
the FIFO. Overrun bit OERR has to be cleared in soft-
ware. This is done by resetting the receive logic (CREN
is cleared and then set). If bit OERR is set, transfers
from the RSR register to the RCREG register are inhib-
ited, so it is essential to clear error bit OERR if it is set.
Framing error bit FERR (RCSTA<2>) is set if a STOP
bit is detected as clear. Bit FERR and the 9th receive
bit are buffered the same way as the receive data.
Reading the RCREG will load bits RX9D and FERR
with new values, therefore it is essential for the user to
read the RCSTA register before reading the RCREG
register in order not to lose the old FERR and RX9D
information.
FIGURE 12-8:
USART RECEIVE BLOCK DIAGRAM
x64 Baud Rate CLK
SPBRG
Baud Rate Generator
RB1/RX/DT
Pin Buffer
and Control
SPEN
Data
Recovery
CREN
OERR
FERR
RSR register
MSb
LSb
RX9D
RCREG register
FIFO
Interrupt
RCIF
RCIE
Data Bus
8
3 64
or
3 16
Stop
Start
(8)
7
1
0
RX9
2 2 2
RX9
ADEN
RX9
ADEN
RSR<8>
Enable
Load of
Receive
Buffer
8
8
RCREG register
RX9D
相關PDF資料
PDF描述
HCS120 Bi-directional Authenticator(雙向文電鑒別碼)
HCS405 Code Hopping Encoder(KeeLoq 碼編碼器)
HCS109HMSR Connector Dust Cap; For Use With:RJ45 Field Bus Hexagonal Jam Nut Receptacles, RJF71B; Accessory Type:RJ Field Bus; Approval Categories:UL94V-0 Flammability rated; Body Material:Metallic Housing; Color:Black; Series:RJ Field Bus
HCS109DMSR Radiation Hardened Dual JK Flip Flop
HCS109KMSR Radiation Hardened Dual JK Flip Flop
相關代理商/技術參數(shù)
參數(shù)描述
HCS1009-049 制造商:ITT Interconnect Solutions 功能描述:CA121003-7
HCS1009-050 制造商:Sunbank (Meggitt) 功能描述:CCUP20-34
HCS1009-058 制造商:Glenair Inc 功能描述:MS25042-16DA
HCS1009-091 制造商:ITT Interconnect Solutions 功能描述:CB 3C 3#12 PIN RECP BOX
HCS1009-092 制造商:ITT Interconnect Solutions 功能描述:CB 3C 3#12 SKT RECP BOX
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*